



## Description

The device CMOS Dynamic RAM organized as 4,194,304 words x 4 bits with extended data out access mode. It is fabricated with an advanced submicron CMOS technology and designed to operate from a single 5V only or 3.3V only power supply. Low voltage operation is more suitable to be used on battery backup, portable electronic application. Self-Refresh is supported and CBR cycles are being performed. It is packaged in JEDEC standard 26/24-pin plastic SOJ or TSOPII.

## Features


- Single 5V( $\pm 10\%$ ) or 3.3V(3.15V~3.6V) only power supply
- High speed  $t_{RAC}$  access time: 50/60ns
- Extended - data - out(EDO) page mode access
- I/O level: TTL compatible ( $V_{cc} = 5V$ )  
                   LVTTL compatible ( $V_{cc} = 3.3V$ )
- 4 refresh modes:
  - $\overline{RAS}$  only refresh
  - $\overline{CAS}$  - before -  $\overline{RAS}$  refresh
  - Hidden refresh
  - Self-refresh
- Refresh interval:
  - $\overline{RAS}$  only refresh,  $\overline{CAS}$  - before -  $\overline{RAS}$  refresh and hidden refresh: 2048 cycles in 32ms
  - Self-refresh: 2048 cycles
- JEDEC standard pinout: 26/24-pin plastic SOJ and TSOPII.

DataSheet4U.com


DataShee

### Pin Configuration

26/24-PIN 300mil Plastic SOJ




26/24-PIN 300mil Plastic TSOP (II)



### Pin Description

Pin Name	Function
A0-A10	Address inputs - Row address      A0-A10 - Column address   A0-A10 - Refresh address   A0-A10
DQ1~DQ4	Data-in / data-out
$\overline{\text{RAS}}$	Row address strobe
$\overline{\text{CAS}}$	Column address strobe
$\overline{\text{WE}}$	Write enable
$\overline{\text{OE}}$	Output enable
Vcc	Power (+5 V or + 3.3V)
Vss	Ground

**Block Diagram**




**TRUTH TABLE**

FUNCTION		$\overline{\text{RAS}}$	$\overline{\text{CAS}}$	$\overline{\text{WE}}$	$\overline{\text{OE}}$	ADDRESSES		DQ <sub>S</sub>	Notes
						ROW	COL		
STANDBY		H	H → X	X	X	X	X	High-Z	
READ		L	L	H	L	ROW	COL	Data-Out	
WRITE: (EARLY WRITE )		L	L	L	X	ROW	COL	Data-In	
READ WRITE		L	L	H → L	L → H	ROW	COL	Data-Out, Data-In	
EDO-PAGE-MODE READ	1st Cycle	L	H → L	H	L	ROW	COL	Data-Out	
	2nd Cycle	L	H → L	H	L	n/a	COL	Data-Out	
EDO-PAGE MODE WRITE	1st Cycle	L	H → L	L	X	ROW	COL	Data-In	
	2nd Cycle	L	H → L	L	X	n/a	COL	Data-In	
EDO-PAGE-MODE READ-WRITE	1st Cycle	L	H → L	H → L	L → H	ROW	COL	Data-Out, Data-In	
	2nd Cycle	L	H → L	H → L	L → H	n/a	COL	Data-Out, Data-In	
HIDDEN REFRESH	READ	L → H → L	L	H	L	ROW	COL	Data-Out	
	WRITE	L → H → L	L	L	X	ROW	COL	Data-In	1
RAS-ONLY REFRESH		L	H	X	X	ROW	n/a	High-Z	
CBR REFRESH		H → L	L	H	X	X	X	High-Z	

Notes: 1. EARLY WRITE only.


**Absolute Maximum Ratings**

Parameter	Symbol	Value	Unit	
Voltage on any pin relative to Vss	$V_T$	5V	-1.0 to + 7.0	V
		3.3V	-0.5 to + 4.6	
Supply voltage relative to Vss	$V_{CC}$	5V	-1.0 to + 7.0	V
		3.3V	-0.5 to + 4.6	
Short circuit output current	$I_{OUT}$	50	mA	
Power dissipation	$P_D$	1.0	W	
Operating temperature	$T_{OPT}$	0 to + 70	°C	
Storage temperature	$T_{STG}$	-55 to + 125	°C	

**Recommended DC Operating Conditions**

Parameter/Condition	Symbol	5 Volt Version			3.3 Volt Version			Unit
		Min	Typ	Max	Min	Typ	Max	
Supply Voltage	$V_{CC}$	4.5	5.0	5.5	3.15	3.3	3.6	V
Input High Voltage, all inputs	$V_{IH}$	2.4	-	$V_{CC} + 1.0$	2.0	-	$V_{CC} + 0.3$	V
Input Low Voltage, all inputs	$V_{IL}$	-1.0	-	0.8	-0.3	-	0.8	V

**Capacitance**

$T_a = 25^\circ\text{C}$ ,  $V_{CC} = 5\text{V}$  or  $3.3\text{V}$ ,  $f = 1\text{MHz}$

Parameter	Symbol	Typ	Max	Unit	Note
Input capacitance (Address)	$C_{I1}$	-	5	pF	1
Input capacitance ( $\overline{\text{RAS}}$ , $\overline{\text{CAS}}$ , $\overline{\text{OE}}$ , $\overline{\text{WE}}$ )	$C_{I2}$	-	7	pF	1
Output capacitance (Data-in, Data-out)	$C_{I/O}$	-	7	pF	1, 2

Note: 1. Capacitance measured with effective capacitance measuring method.

2. RAS, CAS =  $V_{IH}$  to disable Dout.

**DC Characteristics; 5- Volt Verion**
 $(T_a = 0 \text{ to } +70 \text{ }^\circ\text{C}, V_{CC} = +5\text{V} \pm 10\%, V_{SS} = 0\text{V})$ 

Parameter	Symbol	Test Conditions	VG26(V)(S)17405				Unit	Notes
			-5		-6			
			Min	Max	Min	Max		
Operating current	$I_{CC1}$	$\overline{\text{RAS}}$ cycling CAS cycling $t_{RC} = \text{min}$	-	120	-	110	mA	1, 2
Standby Current	$I_{CC2}$	TTL interface RAS, CAS = $V_{IH}$ Dout = High-Z	-	2	-	2	mA	
		CMOS interface $\overline{\text{RAS}}, \overline{\text{CAS}} \geq V_{CC} - 0.2\text{V}$ Dout = High-Z		1	-	1	mA	
$\overline{\text{RAS}}$ -only refresh current	$I_{CC3}$	$\overline{\text{RAS}}$ cycling, $\overline{\text{CAS}} = V_{IH}$ $t_{RC} = \text{min}$	-	120	-	110	mA	1, 2
EDO page mode current	$I_{CC4}$	$t_{PC} = \text{min}$	-	140	-	130	mA	1, 3
$\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ refresh current	$I_{CC5}$	$t_{RC} = \text{min}$ RAS, CAS cycling	-	120	-	110	mA	1, 2
Self-refresh current	$I_{CC8}$	$t_{RAS} \geq 100\mu\text{s}$		600		600	$\mu\text{A}$	4
		$t_{RAS} \geq 100\mu\text{s}$ (low power version)	-	350	-	350	$\mu\text{A}$	5

**Notes:**

- $I_{CC}$  is specified as an average current. It depends on output loading condition and cycle rate when the device is selected.  $I_{CC}$  max is specified at the output open condition.
- Address can be changed once or less while  $\overline{\text{RAS}} = V_{IL}$ .
- For  $I_{CC4}$ , address can be changed once or less within one EDO page mode cycle time.
- Normal version: VG26S17405FT, VG26S17405FJ
- Low power version: VG26S17405FTL, VG26S17405FJL



**DC Characteristics ; 5-Volt Version (Cont.)**

( $T_a = 0$  to  $+70^\circ\text{C}$ ,  $V_{CC} = +5\text{V} \pm 10\%$ ,  $V_{SS} = 0\text{V}$ )

Parameter	Symbol	Test Conditions	VG26(V)(S)17405				Unit	Notes
			-5		-6			
			Min	Max	Min	Max		
Input leakage current	$I_{LI}$	$0\text{V} \leq V_{IN} \leq V_{CC} + 0.5\text{V}$	-5	5	-5	5	$\mu\text{A}$	
Output leakage current	$I_{LO}$	$0\text{V} \leq V_{OUT} \leq V_{CC} + 0.5\text{V}$ Dout = Disable	-5	5	-5	5	$\mu\text{A}$	
Output high Voltage	$V_{OH}$	$I_{OH} = -5\text{mA}$	2.4	-	2.4	-	V	
Output low voltage	$V_{OL}$	$I_{OL} = +4.2\text{mA}$	-	0.4	-	0.4	V	

**DC Characteristics ; 3.3 - Volt Version**
 $(T_a = 0 \text{ to } 70^\circ\text{C}, V_{CC} = + 3.3\text{V}(3.15\text{V}\sim 3.6\text{V}), V_{SS} = 0\text{V})$ 

Parameter	Symbol	Test Conditions	VG26(V)(S)17405				Unit	Notes
			-5		-6			
			Min	Max	Min	Max		
Operating current	$I_{CC1}$	$\overline{\text{RAS}}$ cycling CAS cycling $t_{RC} = \text{min}$	-	120	-	110	mA	1, 2
Standby Current	$I_{CC2}$	LVTTL interface RAS, CAS = $V_{IH}$ Dout = High-Z	-	2	-	2	mA	
		CMOS interface $\overline{\text{RAS}}, \overline{\text{CAS}} \geq V_{CC} - 0.2\text{V}$ Dout = High-Z	-	0.5	-	0.5	mA	
RAS- only refresh current	$I_{CC3}$	$\overline{\text{RAS}}$ cycling, $\overline{\text{CAS}} = V_{IH}$ $t_{RC} = \text{min}$	-	120	-	110	mA	1, 2
EDO page mode current	$I_{CC4}$	$t_{PC} = \text{min}$	-	90	-	80	mA	1, 3
CAS- before- RAS refresh current	$I_{CC5}$	$t_{RC} = \text{min}$ RAS, CAS cycling	-	120	-	110	mA	1, 2
Self- refresh current	$I_{CC8}$	$t_{RAS} \geq 100\mu\text{s}$		550		550	$\mu\text{A}$	4
		$t_{RAS} \geq 100\mu\text{s}$ (low power version)	-	350	-	350	$\mu\text{A}$	5

**Notes:**

- $I_{CC}$  is specified as an average current. It depends on output loading condition and cycle rate when the device is selected.  $I_{CC}$  max is specified at the output open condition.
- Address can be changed once or less while  $\overline{\text{RAS}} = V_{IL}$ .
- For  $I_{CC4}$ , address can be changed once or less within one EDO page mode cycle time.
- Normal version: VG26VS17405FT, VG26VS17405FJ
- Low power version: VG26VS17405FTL, VG26VS17405FJL





**DC Characteristics ; 3.3 - Volt Version (Cont.)**

( $T_a = 0$  to  $70^\circ\text{C}$ ,  $V_{CC} = +3.3\text{V}(3.15\text{V}\sim 3.6\text{V})$ ,  $V_{SS} = 0\text{V}$ )

Parameter	Symbol	Test Conditions	VG26(V)(S)17405				Unit	Notes
			-5		-6			
			Min	Max	Min	Max		
Input leakage current	$I_{LI}$	$0\text{V} \leq V_{in} \leq V_{CC} + 0.3\text{V}$	-5	5	-5	5	$\mu\text{A}$	
Output leakage current	$I_{LO}$	$0\text{V} \leq V_{out} \leq V_{CC} + 0.3\text{V}$ Dout = Disable	-5	5	-5	5	$\mu\text{A}$	
Output high Voltage	$V_{OH}$	$I_{OH} = -2\text{mA}$	2.4	-	2.4	-	V	
Output low voltage	$V_{OL}$	$I_{OL} = +2\text{mA}$	-	0.4	-	0.4	V	


**AC Characteristics**
 $(T_a = 0 \text{ to } +70^\circ\text{C}, V_{CC} = 5\text{V or } 3.3\text{V}, V_{SS} = 0\text{V})$  \*1, \*2, \*3, \*4

Test conditions

- Output load: two TTL Loads and 100pF ( $V_{CC} = 5.0\text{V} \pm 10\%$ )  
 one TTL Load and 100pF ( $V_{CC} = 3.3\text{V}(3.15\text{V}\sim 3.6\text{V})$ )
- Input timing reference levels:  
 $V_{IH} = 2.4\text{V}, V_{IL} = 0.8\text{V}$  ( $V_{CC} = 5.0\text{V} \pm 10\%$ );  $V_{IH} = 2.0\text{V}, V_{IL} = 0.8\text{V}$  ( $V_{CC} = 3.3\text{V}(3.15\text{V}\sim 3.6\text{V})$ )
- Output timing reference levels:  
 $V_{OH} = 2.0\text{V}, V_{OL} = 0.8\text{V}$  ( $V_{CC} = 5\text{V} \pm 10\%, 3.3\text{V}(3.15\text{V}\sim 3.6\text{V})$ )

**Read, Write, Read- Modify- Write and Refresh Cycles**
**(Common Parameters)**

Parameter	Symbol	VG26(V)(S) 17405				Unit	Notes
		-5		-6			
		Min	Max	Min	Max		
Random read or write cycle time	$t_{RC}$	84	-	104	-	ns	
RAS precharge time	$t_{RP}$	30	-	40	-	ns	
CAS precharge time in normal mode	$t_{CPN}$	10	-	10	-	ns	
RAS pulse width	$t_{RAS}$	50	10000	60	10000	ns	5
CAS pulse width	$t_{CAS}$	8	10000	10	10000	ns	6
Row address setup time	$t_{ASR}$	0	-	0	-	ns	
Row address hold time	$t_{RAH}$	8	-	10	-	ns	
Column address setup time	$t_{ASC}$	0	-	0	-	ns	7
Column address hold time	$t_{CAH}$	8	-	10	-	ns	
RAS to CAS delay time	$t_{RCD}$	12	37	14	45	ns	8
RAS to column address delay time	$t_{RAD}$	10	25	12	30	ns	9
Column address to RAS lead time	$t_{RAL}$	25	-	30	-	ns	
RAS hold time	$t_{RSH}$	8	-	10	-	ns	
CAS hold time	$t_{CSH}$	38	-	40	-	ns	
CAS to RAS precharge time	$t_{CRP}$	5	-	5	-	ns	10
OE to Din delay time	$t_{OED}$	20	-	20	-	ns	
Transition time (rise and fall)	$t_T$	1	50	1	50	ns	11
Refresh period	$t_{REF}$	-	32	-	32	ms	
CAS to output in Low- Z	$t_{CLZ}$	0	-	0	-	ns	
CAS delay time from Din	$t_{DZC}$	0	-	0	-	ns	
OE delay time from Din	$t_{DZO}$	0	-	0	-	ns	


**Read Cycle**

Parameter	Symbol	VG26(V)(S)17405				Unit	Notes
		-5		-6			
		Min	Max	Min	Max		
Access time from $\overline{\text{RAS}}$	$t_{\text{RAC}}$	-	50	-	60	ns	12
Access time from $\overline{\text{CAS}}$	$t_{\text{CAC}}$	-	14	-	15	ns	13, 14
Access time from column address	$t_{\text{AA}}$	-	25	-	30	ns	14, 15
Access time from $\overline{\text{OE}}$	$t_{\text{OEA}}$	-	12	-	15	ns	
Read command setup time	$t_{\text{RCS}}$	0	-	0	-	ns	7
Read command hold time to $\overline{\text{CAS}}$	$t_{\text{RCH}}$	0	-	0	-	ns	10, 16
Read command hold time to $\overline{\text{RAS}}$	$t_{\text{RRH}}$	0	-	0	-	ns	16
Output buffer turn-off time	$t_{\text{OFF}}$	0	12	0	15	ns	17
Output buffer turn-off time from $\overline{\text{OE}}$	$t_{\text{OEZ}}$	0	12	0	15	ns	17

**Write Cycle**

Parameter	Symbol	VG26(V)(S)17405				Unit	Notes
		-5		-6			
		Min	Max	Min	Max		
Write command setup time	$t_{\text{WCS}}$	0	-	0	-	ns	7, 18
Write command hold time	$t_{\text{WCH}}$	8	-	10	-	ns	
Write command pulse width	$t_{\text{WP}}$	8	-	10	-	ns	
Write command to $\overline{\text{RAS}}$ lead time	$t_{\text{RWL}}$	13	-	15	-	ns	
Write command to $\overline{\text{CAS}}$ lead time	$t_{\text{CWL}}$	8	-	10	-	ns	
Data-in setup time	$t_{\text{DS}}$	0	-	0	-	ns	19
Data-in hold time	$t_{\text{DH}}$	8	-	10	-	ns	19
$\overline{\text{WE}}$ to Data-in delay	$t_{\text{WED}}$	10	-	10	-	ns	

**Read- Modify- Write Cycle**

Parameter	Symbol	VG26(V)(S) 17405				Unit	Notes
		-5		-6			
		Min	Max	Min	Max		
Read-modify- write cycle time	$t_{\text{RWC}}$	108	-	133	-	ns	
$\overline{\text{RAS}}$ to $\overline{\text{WE}}$ delay time	$t_{\text{RWD}}$	64	-	77	-	ns	18
$\overline{\text{CAS}}$ to $\overline{\text{WE}}$ delay time	$t_{\text{CWD}}$	26	-	32	-	ns	18
Column address to $\overline{\text{WE}}$ delay time	$t_{\text{AWD}}$	39	-	47	-	ns	18
$\overline{\text{OE}}$ hold time from $\overline{\text{WE}}$	$t_{\text{OEH}}$	8	-	10	-	ns	


**Refresh Cycle**

Parameter	Symbol	VG26(V)(S)17405				Unit	Notes
		-5		-6			
		Min	Max	Min	Max		
$\overline{\text{CAS}}$ setup time (CBR refresh)	$t_{\text{CSR}}$	5	-	5	-	ns	
$\overline{\text{CAS}}$ hold time (CBR refresh)	$t_{\text{CHR}}$	8	-	10	-	ns	10
$\overline{\text{RAS}}$ precharge to $\overline{\text{CAS}}$ hold time	$t_{\text{RPC}}$	5	-	5	-	ns	7
$\overline{\text{RAS}}$ pulse width (self refresh)	$t_{\text{RASS}}$	100	-	100	-	$\mu\text{s}$	
$\overline{\text{RAS}}$ precharge time (self refresh)	$t_{\text{RPS}}$	90	-	110	-	ns	
$\overline{\text{CAS}}$ hold time (CBR self refresh)	$t_{\text{CHS}}$	-50	-	-50	-	ns	
$\overline{\text{WE}}$ setup time	$t_{\text{WSR}}$	0	-	0	-	ns	
$\overline{\text{WE}}$ hold time	$t_{\text{WHR}}$	10	-	10	-	ns	

**EDO Page Mode Cycle**

Parameter	Symbol	VG26(V)(S) 17405				Unit	Notes
		-5		-6			
		Min	Max	Min	Max		
EDO page mode cycle time	$t_{\text{PC}}$	20	-	25	-	ns	
EDO page mode $\overline{\text{CAS}}$ precharge time	$t_{\text{CP}}$	10	-	10	-	ns	
EDO page mode $\overline{\text{RAS}}$ pulse width	$t_{\text{RASP}}$	50	$10^5$	60	$10^5$	ns	20
Access time from $\overline{\text{CAS}}$ precharge	$t_{\text{CPA}}$	-	30	-	35	ns	10, 14
$\overline{\text{RAS}}$ hold time from $\overline{\text{CAS}}$ precharge	$t_{\text{CPRH}}$	30	-	35	-	ns	
$\overline{\text{OE}}$ high hold time from $\overline{\text{CAS}}$ high	$t_{\text{OEHC}}$	5	-	5	-	ns	
$\overline{\text{OE}}$ high pulse width	$t_{\text{OEP}}$	10	-	10	-	ns	
Data output hold time after $\overline{\text{CAS}}$ low	$t_{\text{COH}}$	5	-	5	-	ns	
Output disable delay from $\overline{\text{WE}}$	$t_{\text{WHZ}}$	3	10	3	10	ns	
$\overline{\text{WE}}$ pulse width for output disable when $\overline{\text{CAS}}$ high	$t_{\text{WPZ}}$	10	-	10	-	ns	




### EDO Page Mode Read Modify Write Cycle

Parameter	Symbol	VG26(V)(S)17405				Unit	Notes
		-5		-6			
		Min	Max	Min	Max		
EDO page mode read- modify- write cycle CAS precharge to WE delay time	$t_{CPW}$	45	-	55	-	ns	10
EDO page mode read- modify- write cycle time	$t_{PRWC}$	56	-	68	-	ns	

## Notes :


1. AC measurements assume  $t_T = 1\text{ns}$ .
2. An initial pause of  $100\ \mu\text{s}$  is required after power up, and it is followed by a minimum of eight initialization cycles ( $\overline{\text{RAS}}$  - only refresh cycle or  $\overline{\text{CAS}}$  - before -  $\overline{\text{RAS}}$  refresh cycle). If the internal refresh counter is used, a minimum of eight  $\overline{\text{CAS}}$  - before -  $\overline{\text{RAS}}$  refresh cycles are required.
3. In delayed write or read-modify-write cycles,  $\overline{\text{OE}}$  must disable output buffer prior to applying data to the device.
4. All the  $V_{CC}$  and  $V_{SS}$  pins shall be supplied with the same voltages.
5.  $t_{\text{RAS}}(\text{min}) = t_{\text{RWD}}(\text{min}) + t_{\text{RWL}}(\text{min}) + t_T$  in read-modify-write cycle.
6.  $t_{\text{CAS}}(\text{min}) = t_{\text{CWD}}(\text{min}) + t_{\text{CWL}}(\text{min}) + t_T$  in read-modify-write cycle.
7.  $t_{\text{ASC}}(\text{min})$ ,  $t_{\text{RCS}}(\text{min})$ ,  $t_{\text{WCS}}(\text{min})$ , and  $t_{\text{RPC}}$  are determined by the falling edge of  $\overline{\text{CAS}}$ .
8.  $t_{\text{RCD}}(\text{max})$  is specified as a reference point only, and  $t_{\text{RAC}}(\text{max})$  can be met with the  $t_{\text{RCD}}(\text{max})$  limit. Otherwise,  $t_{\text{RAC}}$  is controlled exclusively by  $t_{\text{CAC}}$  if  $t_{\text{RCD}}$  is greater than the specified  $t_{\text{RCD}}(\text{max})$  limit.
9.  $t_{\text{RAD}}(\text{max})$  is specified as a reference point only, and  $t_{\text{RAC}}(\text{max})$  can be met with the  $t_{\text{RAD}}(\text{max})$  limit. Otherwise,  $t_{\text{RAC}}$  is controlled exclusively by  $t_{\text{AA}}$  if  $t_{\text{RAD}}$  is greater than the specified  $t_{\text{RAD}}(\text{max})$  limit.
10.  $t_{\text{CRP}}$ ,  $t_{\text{CHR}}$ ,  $t_{\text{RCH}}$ ,  $t_{\text{CPA}}$  and  $t_{\text{CPW}}$  are determined by the rising edge of  $\overline{\text{CAS}}$ .
11.  $V_{\text{IH}}(\text{min})$  and  $V_{\text{IL}}(\text{max})$  are reference levels for measuring timing or input signals. Therefore, transition time is measured between  $V_{\text{IH}}$  and  $V_{\text{IL}}$ .
12. Assumes that  $t_{\text{RCD}} \leq t_{\text{RCD}}(\text{max})$  and  $t_{\text{RAD}} \leq t_{\text{RAD}}(\text{max})$ . If  $t_{\text{RCD}}$  or  $t_{\text{RAD}}$  is greater than the maximum recommended value shown in this table,  $t_{\text{RAC}}$  exceeds the value shown.
13. Assumes that  $t_{\text{RCD}} \geq t_{\text{RCD}}(\text{max})$  and  $t_{\text{RAD}} \leq t_{\text{RAD}}(\text{max})$ .
14. Access time is determined by the maximum of  $t_{\text{AA}}$ ,  $t_{\text{CAC}}$ ,  $t_{\text{CPA}}$ .
15. Assumes that  $t_{\text{RCD}} \leq t_{\text{RCD}}(\text{max})$  and  $t_{\text{RAD}} \geq t_{\text{RAD}}(\text{max})$ .
16. Either  $t_{\text{RCH}}$  or  $t_{\text{RRH}}$  must be satisfied for a read cycle.
17.  $t_{\text{OFF}}(\text{max})$  and  $t_{\text{OEZ}}(\text{max})$  define the time at which the output achieves the open circuit condition (high impedance).  $t_{\text{OFF}}$  is determined by the later rising edge of  $\overline{\text{RAS}}$  or  $\overline{\text{CAS}}$ .
18.  $t_{\text{WCS}}$ ,  $t_{\text{RWD}}$ ,  $t_{\text{CWD}}$ , and  $t_{\text{AWD}}$  are not restrictive operating parameters. They are included in the data sheet as electrical characteristics only. If  $t_{\text{WCS}} \geq t_{\text{WCS}}(\text{min})$ , the cycle is an early write cycle and the data out will remain open circuit (high impedance) throughout the entire cycle. If  $t_{\text{RWD}} \geq t_{\text{RWD}}(\text{min})$ ,  $t_{\text{CWD}} \geq t_{\text{CWD}}(\text{min})$ ,  $t_{\text{AWD}} \geq t_{\text{AWD}}(\text{min})$  and  $t_{\text{CPW}} \geq t_{\text{CPW}}(\text{min})$ , the cycle is a read-modify-write and the data output will contain data read from the selected cell. If neither of the above sets of conditions is satisfied, the condition of the data output (at access time) is indeterminate.
19. These parameters are referenced to  $\overline{\text{CAS}}$  separately in an early write cycle and to  $\overline{\text{WE}}$  edge in a delayed write or a read-modify-write cycle.
20.  $t_{\text{RASp}}$  defines  $\overline{\text{RAS}}$  pulse width in EDO page mode cycles.

**Timing Waveforms**  
**• Read Cycle**



et4U.com

DataShee


**•Early Write Cycle**


et4U.com

DataShee




• **Delayed Write Cycle**



et4U.com

DataShee


• Read - Modify - Write Cycle



et4U.com

DataShee


• EDO Page Mode Read Cycle



et4U.com

DataShee


• EDO Page Mode Early Write Cycle



et4U.com

DataShee


• EDO Page Mode Read-Early-Write Cycle




et4U.c

DataShee


• EDO Page Mode Read-Modify-Write Cycle




**• Read Cycle with  $\overline{WE}$  Controlled Disable**




**RAS-Only Refresh Cycle**




**CAS-Before-RAS Refresh Cycle**








CBR Self-Refresh Cycle



et4U.co

DataShee

• Hidden Refresh Cycle



### Ordering information

Part Number	Access time	Package
VG26(V)(S)17405FJ(L)-5	50 ns	300mil 26/24-Pin
VG26(V)(S)17405FJ(L)-6	60 ns	Plastic SOJ
VG26(V)(S)17405FT(L)-5	50 ns	300mil 26/24-Pin
VG26(V)(S)17405FT(L)-6	60 ns	TSOP II


### VG26(V)(S) 17405FJ-5

- VG → • VIS Memory Product
- 26 → • Technology
- V → • 3.3V Version
- S → • Self refresh
- 17405 → • Device Type and Configuration
- F → • Revision
- J → • Package Type (J : SOJ, T : TSOP II)
- L → • None: normal version, L: low power version
- 5 → • Speed (5 : 50 ns, 6 : 60 ns)

DataSheet4U.com

### Packaging information

- 300 mil, 26/24-Pin Plastic SOJ






• 300 mil, 26/24-Pin TSOP II

DIM	MILLIMETERS			INCHES		
	MIN.	NOM.	MAX.	MIN.	NOM.	MAX.
A	---	---	1.20	---	---	0.047
A1	0.05	---	0.15	0.002	---	0.006
A2	0.95	1.00	1.05	0.037	0.039	0.041
b	0.30	---	0.52	0.012	---	0.020
b1	0.30	0.40	0.45	0.012	0.016	0.018
c	0.12	---	0.21	0.005	---	0.008
c1	0.12	0.15	0.16	0.005	0.006	(0.006)
D	17.01	17.14	17.27	0.670	0.675	0.680
ZD	0.95 REF.			0.0374 BASIC		
e	1.27 BASIC			0.050 BASIC		
E	9.02	9.22	9.42	0.355	0.363	0.371
E1	7.49	7.62	7.75	0.295	0.300	0.305
L	0.40	0.50	0.60	0.016	0.020	0.024
R	0.12	---	0.25	0.005	---	0.010
R1	0.12	---	---	0.005	---	---

NOTE:

1. CONTROLLING DIMENSION : MILLIMETERS
2. DIMENSION D DOES NOT INCLUDE MOLD PROTRUSION.  
 MOLD PROTRUSION SHALL NOT EXCEED 0.15(0.006") PER SIDE.  
 DIMENSION E1 DOES NOT INCLUDE INTERLEAD PROTRUSION.  
 INTERLEAD PROTRUSION SHALL NOT EXCEED 0.25(0.01") PER SIDE.
3. DIMENSION b DOES NOT INCLUDE DAMBAR PROTRUSIONS/INTRUSION.  
 ALLOWABLE DAMBAR PROTRUSION SHALL NOT CAUSE THE LEAD TO BE WIDER THAN THE MAX b DIMENSION BY MORE THAN 0.13mm.  
 DAMBAR INTRUSION SHALL NOT CAUSE THE LEAD TO BE NARROWER THAN THE MIN b DIMENSION BY MORE THAN 0.07mm.



et4U.com