Features

- Operating voltage:2.4-5.5V
- Built-in 32kHz RC oscillator
- Selection of 1/2 or 1/3bias
- 1/4 duty
- Built-in 44x4 bit display RAM
- Selection of 80Hz or 160Hz Frame Frequency
- STANDBY mode（by System Set Command LCD OFF,SYS oscillator OFF）
- I2C bus interface
- Display mode 44x4
- Versatile blinking modes
- Software configuration LCD parameters
- Read/Write address auto increment
- VLCD pin for adjusting LCD operating voltage（≤5.5V）
- Internal 16-step voltage adjustment to adjust LCD operating voltage
- Power-On Reset(POR)
- Low power consumption、High anti-interference
- Package:
  LQFP52(14.0mm x 14.0mm PP=1.0mm)
  LQFP48(7.0mm x 7.0mm PP=0.5mm)
  DICE
  COG

1 General Description

VK2C22 is a RAM Mapping LCD Driver， It can support LCD screens with a maximum of 176 pattern(44SEGx4COM) .The device communicates with host microcontrollers via a two-line bidirectional I2C bus,it is used to configure display parameters and transfer display data,, and can also enter the standby mode through System Set Command .With the characteristics of high anti-interference and low power consumption, it is suitable for water electrical meters and industrial control instruments.

2 COB PAD description and Coordinates

2.1 COB PAD Assignment



Chip size: 1645×1610 um^2 Substrate: connected to VSS

PAD size: 80×80 um OP Pin: Connect to ground or NC

VLCD≤VDD)

Internal Voltage Set Command		VLCD	SEG43	Note
DE bit	VE bit			
0	0	INPUT	Null	• VLCD series resistance to VDD to adjust the bias voltage
0	1	INPUT	Null	• VDD support internal bias voltage • Detect the internal bias voltage
1	0	Null	OUTPUT	• Bias voltage is provided by internal VDD
1	1	Null	OUTPUT	• The bias voltage is provided by the internal adjustment circuit

***1** The LCD voltage may be temperature compensated externally through the voltage supply to the VLCD pin.

2.2 COB PAD Coordinates

Unit：μm

Pad No	Name	X	Y	Pad No	Name	X	Y
1	VDD	93.11	1158.4	29	SEG19	1551.89	571.86
2	SDA	93.11	1073.9	30	SEG20	1551.89	656.36
3	SCL	93.11	964.42	31	SEG21	1551.89	740.86
4	OP	93.11	879.92	32	SEG22	1551.89	825.36
5	VSS	93.11	795.42	33	SEG23	1551.89	909.86
6	COM0	93.11	710.92	34	SEG24	1551.89	994.36
7	COM1	93.11	626.42	35	SEG25	1551.89	1078.86
8	COM2	93.11	541.92	36	SEG26	1551.89	1163.36
9	COM3	93.11	457.42	37	SEG27	1551.89	1247.86
10	SEG0	93.11	362.42	38	SEG28	1551.89	1332.36
11	SEG1	93.11	277.92	39	SEG29	1551.89	1416.86
12	SEG2	93.11	193.42	40	SEG30	1551.89	1501.36
13	SEG3	93.11	108.92	41	SEG31	1260.87	1516.89
14	SEG4	437.83	93.11	42	SEG32	1176.37	1516.89
15	SEG5	522.33	93.11	43	SEG33	1091.87	1516.89
16	SEG6	606.83	93.11	44	SEG34	1007.37	1516.89
17	SEG7	691.33	93.11	45	SEG35	922.87	1516.89
18	SEG8	775.83	93.11	46	SEG36	838.37	1516.89
19	SEG9	860.33	93.11	47	SEG37	753.87	1516.89
20	SEG10	944.83	93.11	48	SEG38	669.37	1516.89
21	SEG11	1029.33	93.11	49	SEG39	584.87	1516.89
22	SEG12	1113.83	93.11	50	SEG40	500.37	1516.89
23	SEG13	1198.33	93.11	51	SEG41	415.87	1516.89
24	SEG14	1282.83	93.11	52	SEG42	318.87	1516.89
25	SEG15	1367.33	93.11	53	SEG43	228.87	1516.89
26	SEG16	1451.83	93.11	54	VLCD	136.26	1516.89
27	SEG17	1536.33	93.11				
28	SEG18	1551.89	487.36	0	TEST	443.31	1079.73

3 Pinouts and pin description

3.1 VK2C22A LQFP52 Pin Assignment



3.2 VK2C22A LQFP52 Pin Description

No.	Name	I/O	Function
1	VDD	VDD	Positive power supply
2	SDA	I/O	Serial Data Input/Output for I2C interface
3	SCL	I	Serial Clock Input for I2C interface
4	VSS	VSS	Negative power supply
5-8	COM0-COM3	O	LCD COM outputs（COM1 and COM2 pins are not arranged in order）
9-51	SEG4-SEG42	O	LCD SEG outputs
52	SEG43/VLCD	I/O	VLCD connect to VDD ,When internal voltage regulation function is configured to be enabled,Adjust the VLCD voltage by internal voltage regulation. VLCD connect to VDD through a resistor,When internal voltage regulation function is configured to be Disabled,Adjust the VLCD voltage by changing this external resistance.

3.3 VK2C22B LQFP48 Pin Assignment



3.4 VK2C22B LQFP48 Pin Description

No.	Name	I/O	Function
1	VDD	VDD	Positive power supply
2	SDA	I/O	Serial Data Input/Output for I2C interface
3	SCL	I	Serial Clock Input for I2C interface
4	VSS	VSS	Negative power supply
5-8	COM0-COM3	O	LCD COM outputs（COM1 and COM2 pins are not arranged in order）
13-47	SEG0-SEG38	O	LCD SEG outputs
48	SEG39/VLCD	I/O	VLCD connect to VDD ,When internal voltage regulation function is configured to be enabled,Adjust the VLCD voltage by internal voltage regulation. VLCD connect to VDD through a resistor,When internal voltage regulation function is configured to be Disabled,Adjust the VLCD voltage by changing this external resistance.

4 Functional Description

4.1 Block diagram



4.2 Display RAM

The static display memory (RAM) is organized into 44×4 and stores the displayed data. The contents of the RAM are directly mapped to the contents of the LCD driver. Data in the RAM can be accessed by the I2C bus interface.

The following is a mapping from the RAM to the LCD pattern:

OUTPUT	COM3	COM2	COM1	COM0	OUTPUT	COM3	COM2	COM1	COM0	ADDRESS
SEG1					SEG0					0x00
SEG3					SEG2					0x01
SEG5					SEG4					0x02
SEG7					SEG6					0x03
SEG9					SEG8					0x04
SEG11					SEG10					0x05
⋮	⋮	⋮	⋮	⋮	⋮	⋮	⋮	⋮	⋮	⋮
SEG43					SEG42					0x15
Data	bit7	bit6	bit5	bit4		bit3	bit2	bit1	bit0	

RAM Mapping of 44×4

4.3 System Oscillator

The timing for the internal logic and the LCD drive signals are generated by an internal oscillator. The system clock frequency (f_{SYS}) determines the LCD frame frequency.

System set command controls the internal system oscillator on/off and display on/off. During initial system power-on the system oscillator will be in the stop state.

System Oscillator Configuration:



4.4 LCD operating voltage

LCD voltage is obtained from VLCD pin or Internal voltage adjustment circuit.

The relationship between the programmable 4-bit analog switch and the VLCD output voltage is shown in the table:

Bias / DA3~DA0	1/2	1/3	Note
0x00	1.000×VDD	1.000×VDD	Default
0x01	0.937×VDD	0.957×VDD	
0x02	0.882×VDD	0.918×VDD	
0x03	0.833×VDD	0.882×VDD	
0x04	0.789×VDD	0.849×VDD	
0x05	0.750×VDD	0.818×VDD	
0x06	0.714×VDD	0.789×VDD	
0x07	0.682×VDD	0.763×VDD	
0x08	0.652×VDD	0.738×VDD	
0x09	0.625×VDD	0.714×VDD	
0x0A	0.600×VDD	0.692×VDD	
0x0B	0.577×VDD	0.672×VDD	
0x0C	0.556×VDD	0.652×VDD	
0x0D	0.536×VDD	0.634×VDD	
0x0E	0.517×VDD	0.616×VDD	
0x0F	0.500×VDD	0.600×VDD	

4.5 Power-On Reset

When the power is applied, the device is initialized by an internal power-on reset circuit. Data transfers on the I2C bus should be avoided for 1 ms following power-on.

The status of the internal circuits after initialization is as follows:

- All COM/SEG outputs are set to VLCD.
- 1/4 duty and 1/3 bias.
- The System Oscillator and the LCD bias generator are off state.
- LCD Display is off state.
- Internal voltage adjustment function is enabled.
- The Segment/VLCD shared pin is set as the SEG.
- Detection switch for the VLCD pin is disabled
- Frame Frequency is set to 80Hz
- Blinking function is switched off ..

if VDD drops below the minimum voltage of operating voltage specification during operation, the power-on reset timing conditions must be also satisfied. This means that VDD must fall to 0V and remain at 0V for a minimum time of 20ms before rising to the normal operating voltage.

Power-on Reset Timing:



4.6 LCD Communication Command

The display modes supported by the LCD driver are 44SEG x 4COMand ,The unused SEG or COM outputs should be left open.

The device provides two frame frequencies selected with Mode set command known as 80Hz and 160Hz respectively.

4.6.1 I2C Serial Interface

The device supports I2C serial interface.

The two lines are a serial data line, SDA, and a serial clock line, SCL. Both lines are connected to the positive supply via pull-up resistors with a typical value of 4.7k. When the bus is free, both lines are high.

START and STOP



Byte Format



Acknowledge



Slave Address

(0x7e) bit0-R/W



4.6.2 I2C Command Format

Write Operation

Byte Writes Operation



Display RAM Single Data Byte



Note: If the byte after the Slave address is a command code, , the byte after the command code is ignored.

Display RAM Multi Data Byte



Read Operation

Display RAM Page Read Operation



4.6.3 Command Summary

Slave Address
（0x7e）bit0-R/W



4.6.3.1 Display Data Command

Send display data to display RAM

Function	Byte	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Note	R/W	Def
Address pointer	1	0	0	0	A4	A3	A2	A1	A0	Display data start address	W	00H

4.6.3.2 Mode Set Command

Set BIAS and DUTY

Function	Byte	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Note	R/W	Def
Duty 和Bias	1	1	0	0	F	S	E	0	M0		W	80H

Bit 4 F	Frame Frequency
0	80Hz
1	160Hz

Bit 3 S	Bit 2 E	internal oscillator	LCD on/off
0	0	OFF	OFF
0	1	OFF	OFF
1	0	ON	OFF
1	1	ON	ON

Bit 0 M0	Bias
0	1/3 bias
1	1/2 bias

4.6.3.3 Blinking Frequency Command

Set the blinking frequency

Function	Byte	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Note	R/W	Def
blinking freq set	1	1	1	0	0	0	0	BK1	BK0		W	C0H

Bit 1	Bit 0	blinking freq
BK1	BK0	
0	0	blinking off(Def)
0	1	2Hz
1	0	1Hz
1	1	0.5Hz

4.6.3.4 Internal Voltage Set Command

The internal voltage adjustment can provide sixteen kinds of regulator voltage adjustment options.

Function	Byte	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Note	R/W	Def
IVA set	1	0	1	DE	VE	DA3	DA2	DA1	DA0	SEG/VLCD pin can be set via the DE bit. internal voltage adjustment can be set via the VE bit. DA3~DA0 bits can be used to adjust the VLCD output voltage.	W	70H

说明:

Bit 5 DE	Bit 4 VE	SEG /VLCD shared pin sel	internal voltage adjustment	Note
0	0	VLCD pin	off	● SEG/VLCD pin is set as the VLCD pin ● Disable internal voltage adjustment function ● An external resistor is connected in series between the VLCD pin and the VDD pin to adjust the bias voltage. At the same time, the DA3-DA0 bit must be set to a value other than "0000" to enable the internal voltage follower. ● VLCD pin is connected to the VDD pin, the internal voltage must be disabled by set DA3~DA0 as"0000".
0	1	VLCD pin	on	● SEG/VLCD pin is set as the VLCD pin ● Enable internal voltage adjustment function ● The VLCD pin is an output pin, and the voltage of the VLCD pin is detected by the MCU.
1	0	SEG pin	off	● SEG/VLCD pin is set as the segment pin ● Disable internal voltage adjustment function。 ● The bias voltage is provided by internal VDD. ● Regardless of the value of DA3-DA0, the internal voltage follower is prohibited.
1	1	SEG pin	on	● SEG/VLCD pin is set as the segment pin ● Enable internal voltage adjustment function

- Power-on: Enable internal voltage Adjustment and the SEG/VLCD pin is set as the segment pin.
- When the DA0~DA3 bits are set to “0000”, the internal voltage is disabled.
- When the DA0~DA3 bits are set to other values except “0000”, internal voltage follower is enabled.

5 Application Circuits



6 Electrical characteristics

6.1 Absolute Maximum Ratings

Item	Symbol	Ratings	Unit
Power voltage	VDD	-0.3～6.5	V
Input Voltage	VIN	V_{SS}-0.3～V_{DD}+0.3	V
Storage Temperature	TSTG	-50～+125	℃
Operating Temperature	T_{OTG}	-40～+85	℃

6.2 DC Characteristics

Item	Symbol	Min.	Typ.	Max.	Unit	Test Conditions	
						VDD	Conditions
Operating voltage	VDD	2.4	—	5.5	V	—	—
Operating current	I_{DD1}	—	18	27	μA	3V	No load,VLCD=VDD,1/3 bias, fLCD=80Hz,LCD on, Internal osc on, DA0~DA3 ="0000"
		—	25	40		5V	
Operating current	I_{DD2}	—	2	5	μA	3V	No load,VLCD=VDD,1/3 bias, fLCD=80Hz,LCD off,Internal osc on,DA0~DA3 = "0000"
		—	4	10		5V	
Standby Current	I_{STB}	—	0.1	1	μA	3V	No load, VLCD=VDD, LCD off, Internal osc off
		—	0.3	2		5V	
Input Low Voltage	V_{IL}	0	—	0.3	VDD	3V	SCL, SDA
						5V	
Input High Voltage	V_{IH}	0.7	—	1.0	VDD	3V	SCL, SDA
						5V	
Low Level Output Current	I_{OL}	3.0	—	—	mA	3V	V_{OL}=0.4V, SDA
		6.0	—	—		5V	
LCD COM Sink Current	I_{OL1}	250	400	—	μA	3V	V_{OL}=0.3V
		500	800	—		5V	V_{OL}=0.5V
LCD COM Source Current	I_{OH1}	-140	-230	—	μA	3V	V_{OH}=2.7V
		-300	-500	—		5V	V_{OH}=4.5V
LCD SEG Sink Current	I_{OL2}	250	400	—	μA	3V	V_{OL}=0.3V
		500	800	—		5V	V_{OL}=0.5V
LCD SEG Source Current	I_{OH2}	-140	-230	—	μA	3V	V_{OH}=2.7V
		-300	-500	—		5V	V_{OH}=4.5V

6.3 AC Characteristics

Frame Frequency

Item	Symbol	Min.	Typ.	Max.	Unit	Test Conditions	
						VDD	Conditions
LCD Frame Frequency	f_{LCD1}	72	80	88	Hz	4.0V	1/4 duty,25℃
LCD Frame Frequency	f_{LCD2}	144	160	176	Hz	4.0V	1/4 duty,25℃
LCD Frame Frequency	f_{LCD3}	52	80	124	Hz	4.0V	1/4 duty,-40 ~ +85℃
LCD Frame Frequency	f_{LCD4}	104	160	248	Hz	4.0V	1/4 duty,-40 ~ +85℃

I2C parameter

Item	Symbol	Min.	Typ.	Max.	Unit	Test Conditions	
						VDD	Conditions
Clock Frequency	f_{SCL}	—	—	400	kHz	3.0-5.5V	—
Bus Free Time	t_{BUF}	1.3	—	—	μs	3.0-5.5V	Time in which the bus must be free before a new transmission can start
Start Condition Hold Time	$t_{HD: STA}$	0.6	—	—	μs	3.0-5.5V	After this period, the first clock pulse is generated
SCL Low Time	t_{LOW}	1.3	—	—	μs	3.0-5.5V	—
SCL High Time	t_{HIGH}	0.6	—	—	μs	3.0-5.5V	—
Start Condition Setup Time	$t_{SU: STA}$	0.6	—	—	μs	3.0-5.5V	Only relevant for repeated START condition
Data Hold Time	$t_{HD: DAT}$	0	—	—	ns	3.0-5.5V	—
Data Setup Time	$t_{SU: DAT}$	100	—	—	ns	3.0-5.5V	—
SDA and SCL Rising Time	t_R	—	—	0.3	μs	3.0-5.5V	periodically sampled
SDA and SCL Falling Time	t_F	—	—	0.3	μs	3.0-5.5V	periodically sampled
Stop Condition Setup Time	$t_{SU: STO}$	0.6	—	—	μs	3.0-5.5V	—
Output Valid from Clock	t_{AA}	—	—	0.9	μs	3.0-5.5V	—
Input Filter Time Constant (SDA and SCL pin	t_{SP}	—	—	50	ns	3.0-5.5V	Noise suppression time

I^2C Timing



7 Package Information

7.1 LQFP52(14.0mm x 14.0mm PP=1.0mm)



SYMBOL	MILLIMETER		
	MIN	NOM	MAX
A	--	--	1.60
A1	0.05	--	0.15
b	0.38	--	0.46
b1	0.37	0.40	0.43
c	0.13	--	0.17
c1	0.12	0.13	0.14
D	15.80	16.00	16.20
D1	13.90	14.00	14.10
E	15.80	16.00	16.20
E1	13.90	14.00	14.10
e	1.00BSC		
L	0.45	--	0.75
L1	1.00REF		

7.2 LQFP48(7.0mm x 7.0mm PP=0.5mm):



SYMBOL	MILLIMETER		
	MIN	NOM	MAX
A	--	--	1.60
A1	0.05	--	0.15
b	0.18	--	0.26
b1	0.17	0.20	0.23
c	0.13	--	0.17
c1	0.12	0.13	0.14
D	8.80	9.00	9.20
D1	6.90	7.00	7.10
E	8.80	9.00	9.20
E1	6.90	7.00	7.10
e	0.50BSC		
L	0.45	--	0.75
L1	1.00REF		

8 Revision history

No.	Version	Date	Modify the content	Check
1	1.0	2018-08-10	Original version	Yes
2	1.1	2018-10-11	Add Ref circuits	Yes
3	1.2	2019-03-21	Check para	Yes
4	1.3	2020-04-11	Update content	Yes

Disclaimers

Information in this document is believed to be accurate and reliable. However, VinKa does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information. VinKa reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof. For the latest information, please visit https://www.szvinka.com Or contact VinKa's staff.