




**VIA Labs, Inc.**

## Data Sheet

VL100  
DP Alt-mode Controller  
for USB Type-C Device

May 15, 2015  
Revision 0.60



**VIA Labs, Inc.**  
[www.via-labs.com](http://www.via-labs.com)

7F, 529-1, Chung-Cheng Road,  
Hsin-Tien, New Taipei City 231, Taiwan  
Tel: (886-2) 2218-1838  
Fax: (886-2) 2218-8924  
Email: [sales@via-labs.com.tw](mailto:sales@via-labs.com.tw)

## Revision History

Rev	Date	Initial	Note
0.6	05/15/2015	HC	Preliminary release

VLI CONFIDENTIAL

## Table of Contents

Revision History .....	2
Table of Contents .....	3
List of Figures .....	3
List of Tables .....	3
Product Features .....	4
VL100 System Overview .....	5
Typical Applications .....	6
Pinout .....	8
Pin List .....	10
Pin Descriptions .....	12
<b>Signal Type Definition</b> .....	12
<b>Type-C Interface</b> .....	12
<b>Billboard Interface</b> .....	12
<b>DP Alt-mode Interface</b> .....	12
<b>SPI Interface</b> .....	12
<b>Analog Command Block</b> .....	13
<b>General Purpose I/O and Miscellaneous</b> .....	13
<b>Test Pin</b> .....	13
<b>Power and Ground</b> .....	13
Electrical Specification .....	14
Package Mechanical Specifications .....	16
Package Top Side Marking .....	18
Ordering Information .....	18

## List of Figures

<b>Figure 1 – VL100 Block Diagram</b> .....	5
<b>Figure 2 – Generic Type-C Video Adapters</b> .....	6
<b>Figure 3 – Type-C Video Adapters with 5V Charging Capability</b> .....	6
<b>Figure 4 – Type-C Video Adapters with PD Charging Passed Thru Type-C Wall Adapter</b> .....	7
<b>Figure 5 – Type-C Multi-function Dock</b> .....	7
<b>Figure 6 – VL100 QFN-40 Pin Diagram</b> .....	8
<b>Figure 7 – VL100 QFN-32 Pin Diagram</b> .....	9
<b>Figure 8 – QFN 32L 5x5x0.85 mm Mechanical Specification</b> .....	16
<b>Figure 9 – QFN 40L 5x5x0.85 mm Mechanical Specification</b> .....	17
<b>Figure 10 – VL100 Package Top Side Marking</b> .....	18

## List of Tables

<b>Table 1 – VL100 QFN-40 Pin List</b> .....	10
<b>Table 2 – VL100 QFN-32 Pin List</b> .....	11

## Product Features

---

### VL100

---

#### DisplayPort Alt-mode Controller for USB Type-C Device

---

- **CC Logic & PD Engine supporting one charging UFP and one sink port**
  - Compliant to USB Type-C Cable and Connector Specification Revision 1.1
  - Compliant to USB Power Delivery Specification Revision 2.0 Version 1.1
  - Integrated Type-C transceivers, supporting one charging UFP and one sink port
  - DP mode Discovery/Enter/Exit
  - DP configure & status update
  - Built-in pull-up/pull down resistors, including Rp, Rd, and Ra
- **DP Alt-mode Configuration**
  - Compliant to VESA DisplayPort Alt Mode on USB Type-C Standard Version 1.0
  - DFP\_D Pin Assignment "C", "D", "E", and "F"
  - UFP\_D Pin Assignment "C" and "D"
  - Built-in Aux\_CH switch
  - DP source/sink connection detection
- **Charging UFP Capability**
  - Charging connected PD hosts either by external power or through VL100's Type-C sink port
  - Support up to PD power Profile 4
  - Support charging dead battery
- **USB Billboard Device**
  - Compliant to USB Device Class Definition for Billboard Devices Revision 1.0
  - Integrated in-house USB2.0 PHY
- **Fast 8051 Macro cell 80C32-Compatible Microcontroller**
  - Standard 1T 8051 instruction set
  - Embedded Mask ROM and SRAM
- **Built-in Voltage Regulators**
  - 5.0V to 3.3V LDO
  - 3.3V to 1.8V LDO
  - Auto power source selection between Vbus and Vconn
- **GPIOs for Special Function and Control**
  - 10 GPIOs in QFN40 and 5 GPIOs in QFN32 for application customization
  - One I<sup>2</sup>C master interface
- **Misc**
  - Support external SPI flash for firmware upgrade
- **Physical**
  - QFN 40 green package (5x5x0.85 mm) for two Type-C ports
  - QFN 32 green package (5x5x0.85 mm) for one Type-C port
- **Certification**
  - TBD
- **Applications**
  - Type-C video adapters
  - Type-C Multi-function docks
  - Type-C TV, monitor, and projector

## VL100 System Overview

VIA Lab's VL100 is a highly integrated single chip Displayport Alternate mode controller for USB Type-C devices that designed for applications like Type-C video adapters, Type-C TV/monitor/projector, and Type-C multi-function docking stations. Integrated Type-C charging UFP, VL100 can perform DP alt-mode video out functionality and simultaneously enable charging connected PD host once external power is detected. The external power source can come from 5V DC jack, from 5V USB power port, or from Type-C wall adapter attached onto VL100 integrated Type-C sink port. VL100's Device Policy Manager could negotiate power profiles with PD engine on Type-C wall adapter (source) and PD engine on connected PD host (sink) then enable power charge-through. Charging dead battery mode is supported as well. SBU1/SBU2 switch is built-in to support Type-C cable flipping feature. USB Billboard device is supported on USB2.0 to meet requirement defined by VESA DP Alt-Mode on USB Type-C spec.

Built-in required linear voltage regulators and power source detector, VL100 can work perfectly with power input either from 3.3V Vconn power or from 5V Vbus. Up to 10 GPIO pins are available for port power detection, power discharge control, power switch control, data switch control, or other special application usage. The SPI interface can support external flash for firmware upgrades through USB Billboard device. VL100 is available in QFN 40L (5x5x0.85 mm) and QFN 32L (5x5x0.85 mm) green packages to fit small form-factor design.




Figure 1 – VL100 Block Diagram

### Typical Applications




Figure 2 – Generic Type-C Video Adapters




Figure 3 – Type-C Video Adapters with 5V Charging Capability




Figure 4 – Type-C Video Adapters with PD Charging Passed Thru Type-C Wall Adapter




Figure 5 – Type-C Multi-function Dock

Pinout




Figure 6 – VL100 QFN-40 Pin Diagram







Figure 7 – VL100 QFN-32 Pin Diagram

## Pin List

**Table 1 – VL100 QFN-40 Pin List**

Pin	Pin Name	Pin	Pin Name
1	WATCH	21	DM_U
2	CC1_D	22	VCCU
3	CC2_D	23	GPIO9
4	LDOVDD330	24	GPIO10
5	AUXP	25	GPIO8
6	AUXN	26	GPIO7
7	SBU1	27	GPIO6
8	SBU2	28	GPIO5
9	HPD	29	GPIO3
10	CC2	30	GPIO2
11	CC1	31	GPIO1
12	REXT	32	VCC33
13	Vconn_PWR	33	GPIO4
14	LDOVDD5	34	RESET_
15	LDOVDD330	35	TESTEN
16	LDOVDD180	36	DVCC18
17	OSCVDD18	37	SPI_CS_
18	OSCXI	38	SPI_Q
19	OSCXO	39	SPI_CLK
20	DP_U	40	SPI_D

**Table 2 – VL100 QFN-32 Pin List**

<b>Pin</b>	<b>Pin Name</b>	<b>Pin</b>	<b>Pin Name</b>
1	LDOVDD330	17	DP_U
2	AUXP	18	DM_U
3	AUXN	19	VCCU
4	SBU1	20	GPIO7
5	SBU2	21	GPIO6
6	HPD	22	GPIO3
7	CC2	23	GPIO2
8	CC1	24	GPIO1
9	REXT	25	VCC33
10	Vconn_PWR	26	RESET_
11	LDOVDD5	27	TESTEN
12	LDOVDD330	28	DVCC18
13	LDOVDD180	29	SPI_CS_
14	OSCVDD18	30	SPI_Q
15	OSCXI	31	SPI_CLK
16	OSCXO	32	SPI_D

VLI CONFIDENTIAL

## Pin Descriptions

### Signal Type Definition

Name	Type	Signal Description
Input	I	A standard input-only signal
Output	O	A standard active driver
Input/Output	I/O	A bi-directional signal
Analog bias	A <sub>BIAS</sub>	Analog bias or reference signal. Must be tied to external resistor and/or capacitor bias network
Power	PWR	A power pin
Ground	GND	A ground pin

### Type-C Interface

Pin Name	QFN40	QFN32	I/O	Signal Description
CC1	11	8	I/O	Charging UFP Configuration Channel 1
CC2	10	7	I/O	Charging UFP Configuration Channel 2
CC1_D	2	—	I/O	Sink Port Configuration Channel 1
CC2_D	3	—	I/O	Sink Port Configuration Channel 2
SBU1	7	4	I/O	Sideband Use 1
SBU2	8	5	I/O	Sideband Use 2

### Billboard Interface

Pin Name	QFN40	QFN32	I/O	Signal Description
DP_U	20	17	I/O	USB 2.0 Bus Data Plus (D+)
DM_U	21	18	I/O	USB 2.0 Bus Data Minus (D-)

### DP Alt-mode Interface

Pin Name	QFN40	QFN32	I/O	Signal Description
AUXP	5	2	I/O	DP AUX Channel Positive
AUXN	6	3	I/O	DP AUX Channel Negative
HPD	9	6	I	DP Hot Plug Detect

### SPI Interface

Pin Name	QFN40	QFN32	I/O	Signal Description
SPI_CS_	37	29	O	Serial Flash Chip Enable
SPI_D	40	32	O	Serial Flash Data Input
SPI_Q	38	30	I	Serial Flash Data Output
SPI_CLK	39	31	O	Serial Flash Clock

**Analog Command Block**

Pin Name	QFN40	QFN32	I/O	Signal Description
OSCXI	18	15	I	24MHz Crystal Input
OSCXO	19	16	O	24MHz Crystal Output
REXT	12	9	A <sub>BIAS</sub>	Connect to External Resistor (12.4Kohm, +/- 1% accuracy)
LDOVDD5	14	11	PWR	5.0V Input for 5V-to-3.3V LDO
LDOVDD330	4, 15	1, 12	PWR	3.3V Output Loading Capacitor Pin for 5V-to-3.3V LDO
LDOVDD180	16	13	PWR	1.8V Output Loading Capacitor Pin for 3.3V-to-1.8V LDO
Vconn_PWR	13	10	PWR	Vconn Power Input (3.3V)

**General Purpose I/O and Miscellaneous**

Pin Name	QFN40	QFN32	I/O	Signal Description
RESET_	34	26	I	External Chip Reset
WATCH	1	—	O	UART Watch Pin
GPIO1	31	24	I/O	General Purpose I/O
GPIO2	30	23	I/O	General Purpose I/O
GPIO3	29	22	I/O	General Purpose I/O
GPIO4	33	—	I/O	General Purpose I/O
GPIO5	28	—	I/O	General Purpose I/O
GPIO6	27	21	I/O	General Purpose I/O
GPIO7	26	20	I/O	General Purpose I/O
GPIO8	25	—	I/O	General Purpose I/O
GPIO9	23	—	I/O	General Purpose I/O
GPIO10	24	—	I/O	General Purpose I/O

**Test Pin**

Pin Name	QFN40	QFN32	I/O	Signal Description
TESTEN	35	27	I	Test Mode Enable Do not connect for normal operation. Internal pull down

**Power and Ground**

Pin Name	QFN40	QFN32	I/O	Signal Description
VCC33	32	25	PWR	Digital 3.3V IO Power Input
DVCC18	36	28	PWR	Digital 1.8V Core Power Input
VCCU	22	19	PWR	Analog 3.3V Power Input
OSCVDD18	17	14	PWR	Oscillator Analog 1.8V Power Input

## Electrical Specification

### Absolute Maximum Ratings

Symbol	Parameter	Min	Max	Unit	Note
T <sub>STG</sub>	Storage Temperature	-55	125	°C	—
V <sub>DD33</sub>	Power Supply Voltage	-0.5	3.69	V	—
V <sub>DD50</sub>	Vbus Input Voltage	-0.5	5.5	V	—
V <sub>O</sub>	Output Voltage at any output	-0.5	VCC+ 0.5	V	—
V <sub>ESD</sub>	Electrostatic Discharge	—	2	kV	Human Body Model

Note: Stress above conditions may cause permanent damage to the device. Functional operation of this device should be restricted to the conditions described.

### Recommended Operating Conditions

Symbol	Parameter	Min	Typ	Max	Unit
V <sub>CC33</sub>	Digital IO power 3.3V	3.0	3.3	3.6	V
LDOVDD5	5V to 3.3V LDO 5V Power Input	4.5	5	5.5	V
V <sub>conn_PWR</sub>	3.3V to 1.8V LDO 3.3V Power Input	3.0	3.3	3.6	V
V <sub>DD18I</sub>	Digital Core power 1.8V	1.62	1.8	1.98	V
DGND	Ground	—	0	—	V
T <sub>A</sub>	Ambient Temperature	0		70	°C

### General IO DC Characteristics

Symbol	Parameter	Min	Max	Unit	Note
V <sub>IL</sub>	Input Low Voltage	-0.30	0.8	V	—
V <sub>IH</sub>	Input High Voltage	2.0	3.6	V	—
V <sub>OL</sub>	Output Low Voltage	—	0.4	V	I <sub>OL</sub> =15.8mA
V <sub>OH</sub>	Output High Voltage	2.4	—	V	I <sub>OH</sub> =26.5mA
I <sub>IL</sub>	Input Leakage Current	—	+/-10	μA	0<V <sub>IN</sub> <VCC
I <sub>OZ</sub>	Tristate Leakage Current	—	+/-10	μA	0<V <sub>OUT</sub> <VCC

### Internal 3.3V to 1.8V LDO Regulator

Parameter	Min	Typ.	Max	Unit	Note
Input Voltage	3.0	3.3	3.6	V	
Output Voltage	1.72	1.8	1.89	V	
Max. Output Current			100	mA	
Output Voltage Tolerance		+/- 5%			

### Internal 5V to 3.3V LDO Regulator

Parameter	Min	Typ.	Max	Unit	Note
Input Voltage	4.5	5.0	5.5	V	



Output Voltage	3.135	3.3	3.465	V
Max. Output Current			100	mA
Output Voltage Tolerance		+/- 5%		

**PD BMC DC/AC Characteristics**

Symbol	Parameter	Min	Max	Unit	Note
V <sub>BMC SWING</sub>	Voltage Swing	1.05	1.2	V	—
Z <sub>BMC DRV</sub>	Drive Output Resistance	33	75	Ω	—
T <sub>BMC R</sub>	Rise Time	300		ns	—
T <sub>BMC F</sub>	Fall Time	300		ns	—

**USB Full Speed DC/AC Characteristics**

Symbol	Parameter	Min	Max	Unit	Note
V <sub>FSIH</sub>	Full-speed Input High	2.0		V	—
V <sub>FSIL</sub>	Full-speed Input Low		0.8	V	—
V <sub>FSCM</sub>	Differential Common Mode Voltage	0.8	2.5	V	—
V <sub>FSOL</sub>	Full-speed Output Low	0.0	0.3	V	—
V <sub>FSOH</sub>	Full-speed Output High	2.8	3.6	V	—
T <sub>FSR</sub>	Full-speed Rise Time	4	20	ns	—
T <sub>FSF</sub>	Full-speed Fall Time	4	20	ns	—
V <sub>FSCRS</sub>	Full-speed Output Signal Crossover Voltage	1.3	2.0	V	—

**USB High Speed DC/AC Characteristics**

Symbol	Parameter	Min	Max	Unit	Note
V <sub>HSSQ</sub>	High-speed squelch detection threshold	100	150	mV	—
V <sub>HSCM</sub>	High-speed data signaling common mode voltage	-50	500	mV	—
V <sub>HSOI</sub>	High-speed idle level	-10	10	mV	—
V <sub>HSOH</sub>	High-speed data high	360	440	mV	—
V <sub>HSOL</sub>	High-speed data low	-10	10	mV	—
V <sub>CHIRPJ</sub>	Chirp J level	700	1100	mV	—
V <sub>CHIRPK</sub>	Chirp K level	-900	-500	mV	—
Z <sub>HSDRV</sub>	Drive output resistance	40.5	49.5	Ω	—
T <sub>HSR</sub>	High-speed Rise Time	500		ps	—
T <sub>HSF</sub>	High-speed Fall Time	500		ps	—

## Package Mechanical Specifications

### QFN-32 Pb-free Maximum Temperature for IR Reflow

Parameter	Value	Unit
Maximum Temperature $T_p$	250	°C
Max Time within 5°C of $T_p$	30	Seconds





Figure 8 – QFN 32L 5x5x0.85 mm Mechanical Specification



**QFN-40 Pb-free Maximum Temperature for IR Reflow**

Parameter	Value	Unit
Maximum Temperature $T_p$	250	°C
Max Time within 5°C of $T_p$	30	Seconds



**Figure 9 – QFN 40L 5x5x0.85 mm Mechanical Specification**

## Package Top Side Marking




Figure 10 – VL100 Package Top Side Marking

## Ordering Information

Part Number	Description	Package
VL100-Q3	DP Alt-mode Controller for USB Type-C Plug (One charging UFP only, Ra Built-in)	32-pin QFN (5x5mm)
VL100-Q4	DP Alt-mode Controller for USB Type-C Plug (One charging UFP, one sink port, Ra Built-in)	40-pin QFN (5x5mm)
VL100R-Q4	DP Alt-mode Controller for USB Type-C Receptacle (One charging UFP, one sink port, Rd Built-in)	40-pin QFN (5x5mm)

**VIA Labs, Inc.**  
www.via-labs.com

7F, 529-1, Chung-Cheng Road,  
Hsin-Tien, New Taipei City, Taiwan  
Tel: (886-2) 2218-1838  
Fax: (886-2) 2218-8924  
Email: sales@via-labs.com.tw

Copyright © 2015 VIA Labs, Inc. All Rights Reserved.

No part of this document may be reproduced, transmitted, transcribed, stored in a retrieval system, or translated into any language, in any form or by any means, electronic, mechanical, magnetic, optical, chemical, manual or otherwise without the prior written permission of VIA Labs, Inc. The material in this document is for information only and is subject to change without notice. VIA Labs, Inc. reserves the right to make changes in the product design without reservation and without notice to its users.

All trademarks are the properties of their respective owners.

No license is granted, implied or otherwise, under any patent or patent rights of VIA Labs, Inc. VIA Labs, Inc. makes no warranties, implied or otherwise, in regard to this document and to the products described in this document. The information provided by this document is believed to be accurate and reliable as of the publication date of this document. However, VIA Labs, Inc. assumes no responsibility for any errors in this document. Furthermore, VIA Labs, Inc. assumes no responsibility for the use or misuse of the information in this document and for any patent infringements that may arise from the use of this document. The information and product specifications within this document are subject to change at any time, without notice and without obligation to notify any person of such change.