

## **Data Sheet**

VL210
USB 3.0 Hub Controller
1 Port USB3.0 and 3 Ports USB2.0

March 31, 2014 Revision 0.80



### VIA Labs, Inc.

www.via-labs.com

7F, 529-1, Zhongzheng Rd.,

Xindian District, New Taipei City 231 Taiwan

Tel: (886-2) 2218-1838 Fax: (886-2) 2218-8924

Email: <a href="mailto:sales@via-labs.com.tw">sales@via-labs.com.tw</a>



# **Revision History**

Revision No.	Draft Date	History	Initial
0.56	Dec. 16. 2013	Preliminary Engineering Draft Release.	TS
0.60	Jan. 13. 2014	Updated Feature List to reflect ACA Charging Support	TS
0.80 Mar. 31. 2014		Correct the typo.	AV
		Correct the TID.	AY





## **Contents**

Product Feature4
VL210 System Overview5
Rapid Charging over USB in Detail
Pinout7
Pin List8
Pin Descriptions9
Signal Type Definition9
USB 3.0 Interface9
USB 2.0 Interface9
Analog Command Block10
Power and Ground10
Test Pin 10
Side Band signal and Miscellaneous11
Electrical Specification 12
Timing Requirements for SPI Flash13
General Reflow Profile Guidelines15
Package Mechanical Specifications (QFN-48)
Package Top Side Marking & Ordering Information17
List of Figures
Figure 1 – VL210 Block Diagram 5
Figure 2 – VL210-Q4 QFN-48 Package Pin Diagram7
Figure 3 - Illustration of SPI Flash Interface Timing – (1)14
Figure 4 - Illustration of SPI Flash Interface Timing – (2)14
Figure 5 - Reflow
Figure 6 - Mechanical Specification: QFN-48 6x6x0.85 mm Package16
Figure 7 - Package Top Side Marking
List of Tables

Table 1 – VL210 QFN-48 Package Pin List.....-8 -



### **Product Feature**

VL210: Super-Speed USB Hub Controller – 1 Port USB3.0 and 3 Ports USB2.0

### • USB 3.0 Compliant

- Compliant to Universal Serial Bus 3.0 Specification Rev 1.0, including Hub errata
- Compliant to Universal Serial Bus Specification Revision 2.0
- Supports simultaneous Super-speed(SS), high-speed (HS), full-speed (FS) traffic, and low-speed (LS) traffic
- Four down-stream ports, one up-stream port
- In-house USB PHY employs advanced CMOS process for low power consumption
- Supports USB Low-Power States such as Ux states and Selective Suspend

### • Full Sideband Signal Support

- Supports either individual mode or gang mode operation for power enable and over current detection on down-stream ports
- Supports LED status indicators with automatic or manual control via GPIO per down-stream port
- 2x GPIO, reserved for special functions

### • Comprehensive USB Battery Charging Support

- Supports USB Battery Charging Specification v1.2 (SDP, CDP, DCP)
- Adds Support for Vendor Specific Charging Modes eg. Apple, RIM, etc.
- Supports YD/T 1591-2009
- Supports "Sleep Charging" (DCP + Apple Mode)
- Supports charging across all down-stream ports, depending on configuration
- Supports charging on upstream port to USB Host via USB Battery Charging ACA Configuration

### Physical

QFN 48L green package (6x6x0.85 mm)

### • Certification (TBD)

- Earned USB 2.0 USB-IF certification
- Earned USB 3.0 USB-IF certification TID# 330000050
- Passed Windows HCK Logo for Windows 8, RT

#### Applications

- Standalone USB hub.
- Desktop/Notebook motherboard on-board hub
- Desktop front panel hub
- Notebook/Ultrabook Docking Station / Port Replicator
- USB hub compound device with keyboard, mouse, display, etc.

### • Platform and Operating System Support

- Standalone USB hub
- Desktop/Notebook motherboard on-board hub
- Desktop front panel hub
- Notebook/Ultrabook Docking Station / Port Replicator
- USB hub compound device with keyboard, mouse, display, etc

#### Misc

- Optimized for Low Power consumption
- Integrated 5V to 3.3V LDO and 5V to 1.2V Switching Regulators
- 3.3 V and 1.2 V power supply
- PLL embedded with external 25MHz crystal
- Support external SPI flash for firmware upgrade



### **VL210 System Overview**

VIA Lab's VL210 is a 4<sup>th</sup> generation advanced USB 3.0 Hub controller featuring a simplified port configuration. VL210 features four downstream ports: a single USB 3.0 and three USB 2.0 ports, each with comprehensive USB Charging without the need for external charger ICs. The VL210 employs an advanced CMOS process for greatly reduced power consumption and fully supports USB power management and low-power states. The custom in-house USB PHY gives VL210 excellent signal integrity characteristics under a variety of channel conditions and now supports improved USB EMI profile support including the new 2.4GHz Radio Friendly mode. VL210 features a highly flexible firmware architecture, providing a framework for custom functions as well as advanced feature support in addition to in-field updates.

VL210 hub devices work under Windows, Mac OS X, and various Linux kernels without additional drivers. Since USB 3.0 hubs do not require additional drivers, VL210 is also compatible with non-x86 devices and platforms that support USB hub functions such as smart phones, tablets, and set-top boxes. It is well suited for all USB hub applications such as stand-alone USB hubs, Notebook/Ultrabook docking stations/port-replicators, desktop PC front panel, 2-in-1 convertible Tablets, and USB hub compound devices.

With well-planned pinout and a high level of integration, VL210 based devices enjoy easy layout and simplified BOM. Full sideband signal pins are available for showing power enable, over current, GPIO, and LED status control. The SPI interface supports external EEPROM/Flash ROM which can be updated over USB. VL210 is available in QFN 48L package (6x6x0.85 mm).




Figure 1 - VL210 Block Diagram



## **Rapid Charging over USB in Detail**

#### 3 Concepts of Rapid Charging over USB:

- (1) Rapid Charging over USB enables charging of devices at rates in excess of baseline USB standards. The current limit of USB 2.0 is 500mA for configured devices, and the current limit of USB 3.0 is 900mA for configured devices. Depending on the device, Rapid Charging implementations typically feature current limits between 1000mA to 2000mA.
- (2) It is the Host/Hub's responsibility to advertise Rapid Charging capabilities, and it is the Device's responsibility to recognize and determine the Rapid Charging capabilities of the Host/Hub port it is connected to. Since Rapid Charging over USB allows charging at rates in excess of USB spec, this detection mechanism is necessary to ensure safe and reliable operation, and can prevent situations where a device requests more current than what a host/hub port can supply. Also, this implies that Rapid Charging will only occur when both Host/Hub and Device supports it.
- (3) The rate at which a device charges is dependant upon the device. This means that the device must determine the host/hub port's capabilities to determine which charging mode to use. Also, the rate at which a device charges can vary depending on the status of the device. For example, some devices only charge at their maximum rate when the battery is nearly depleted. When the battery is nearly full, they may switch to a trickle-charge mode. The Host/Hub rapid-charging port has no control over this behavior.

#### **Supported USB Charging Modes**

#### SDP - Standard Downstream Port

This is a typical USB 2.0 or USB 3.0 port and does not explicitly support Rapid USB Charging. SDP is constrained to the current limits as defined in the USB 2.0 or USB 3.0 spec which are 500mA and 900mA respectively. While the actual current limit is enforced by the polyfuse or power-switch providing current-limiting functionality for the downstream port, most USB devices will not draw more than 500mA or 900mA under USB 2.0 or USB 3.0 modes.

### **CDP** – Charging Downstream Port

CDP is defined in the USB Battery Charging Specification 1.2 and enables devices that are able to correctly recognize CDP to simultaneously function as a USB device while drawing up to 1.5A for Rapid Charging when connected to the downstream port of a USB Host or Hub that advertises CDP capability.

### **DCP** – Dedicated Charging Port

DCP is defined in the USB Battery Charging Specification 1.2 and has been in use on an unofficial basis prior to the official USB Battery Charging Specification. DCP is a dedicated charging mode, so when a device is charging under DCP, regular USB operations such as data transfer to the device are not supported.

### **Special Modes**

Various vendors such as Apple, RIM, Motorola, etc. may employ different detection mechanisms compared to other USB devices and thus, may enter Rapid Charging under the previously mentioned charging modes. VL811+ supports an auto detection mechanism that provides charging for the majority of devices.



### **Pinout**




Figure 2 – VL210-Q4 QFN-48 Package Pin Diagram



# **Pin List**

Pin	Pin Name
1	USBOC2#/SMCLK
2	USBPE2
3	HSD2+
4	HSD2-
5	USBPE3
6	USBOC3#
7	HSD3+
8	HSD3-
9	HSD4+
10	HSD4-
11	REXT
12	VCC12O(LX)
13	VCC5I
14	VCC33O
15	USBPE4
16	USBOC4#
17	TESTEN
18	RESET#
19	VBUSDET
20	EXTPWRON
21	VCC33I
22	VCC12I
23	HSD0-
24	HSD0+

Pin	Pin Name
25	SSTX0-
26	SSTX0+
27	SSRXO-
28	SSRX0+
29	SSXO
30	SSXI
31	USBPE0
32	ACAID/USBOCO#
33	USBLED1/SPISI
34	USBLED2/SPISCLK
35	USBLED3/SPISO
36	USBLED4/SPICS#
37	SSTX1+
38	SSTX1-
39	SSRX1+
40	SSRX1-
41	HSD1+
42	HSD1-
43	VCC12I
44	VCC33I
45	GPIO1
46	GPIO2
47	USBPE1
48	USBOC1#/SMDAT

Table 1 – VL210 QFN-48 Package Pin List



# **Pin Descriptions**

## **Signal Type Definition**

Name	Туре	Signal Description	
Input	1	A logic input-only signal	
Output	0	A logic output only signal	
Input/Output	I/O	A logic bi-directional signal	
Power	PWR	A power pin	
Ground	GND	A ground pin	

## USB 3.0 Interface

Pin Name	Pin #	I/O	Signal Description			
SSTX0+	26		USB 3.0 UP Port Differential Transmit Data +			
SSTX0-	25		USB 3.0 UP Port Differential Transmit Data -			
SSRX0+	28		USB 3.0 UP Port Differential Receive Data +			
SSRX0-	27		USB 3.0 UP Port Differential Receive Data -			
SSTX1+	37		USB 3.0 DP1 Port Differential Transmit Data +			
SSTX1-	38		USB 3.0 DP1 Port Differential Transmit Data -			
SSRX1+	39		USB 3.0 DP1 Port Differential Receive Data +			
SSRX1-	40		USB 3.0 DP1 Port Differential Receive Data -			

## USB 2.0 Interface

Pin Name	Pin #	I/O	Signal Description
HSD0+	24	0,	USB 2.0 UP Bus Data Plus (D+)
HSD0-	23		USB 2.0 UP Bus Data Minus (D–)
HSD1+	41	•	USB 2.0 DP1 Bus Data Plus (D+)
HSD1-	42		USB 2.0 DP1 Bus Data Minus (D–)
HSD2+	3		USB 2.0 DP2 Bus Data Plus (D+)
HSD2-	4		USB 2.0 DP2 Bus Data Minus (D–)
HSD3+	7		USB 2.0 DP3 Bus Data Plus (D+)
HSD3-	8		USB 2.0 DP3 Bus Data Minus (D–)
HSD4+	9		USB 2.0 DP4 Bus Data Plus (D+)
HSD4-	10		USB 2.0 DP4 Bus Data Minus (D–)



### **Analog Command Block**

Pin Name	Pin # I/O		Signal Description	
SSXI	30		25M crystal input	
SSXO	29		25M crystal output	
REXT	11		Connect to reference resistor	

### **Power and Ground**

Pin Name	Pin #	1/0	Signal Description
VCC12I	22	PWR	1.2V Core power
VCC33I	21,44	PWR	3.3V Core power
VCC5I	13	PWR	5-3.3V LDO Input, 5-1.2V Regulator Input
VCC330	14	PWR	3.3V LDO Output
VCC12I	43	PWR	5-1.2V Feedback, 1.2V Input
VCC12O(LX)	12	PWR	5-1.2V Regulator Output

### **Test Pin**

Pin Name	Pin #	1/0	Signal Description
			Test Mode Enable  Do not connect for normal operation.
TESTEN	17	Ī	Internal pull down. Low: Normal mode. High: Test mode.



## **Side Band signal and Miscellaneous**

Pin Name	Pin #	1/0	Signal Description		
USBLED1/SPISI	33	0	DP1 LED Indicator and SPISI share pin. For LED, output high when active and external 100Kohm pull low required.		
USBLED2/SPICLK	34	0	DP2 LED Indicator / SPISCLK share pin. For LED, output high when active and external 100Kohm pull low required.		
USBLED3/SPISO	35	0	DP3 LED Indicator and SPISO share pin. For LED, output high when active and external 100Kohm pull low required.		
USBLED4/SPICS#	36	0	DP4 LED Indicator / SPICS# share pin. For LED, output high when active and external 100Kohm pull low required.		
USBPE1	47	0	DP1 Power Enable. Low: Port Power On. High: Port Power Off.		
USBPE2	2	О	DP2 Power Enable. Low: Port Power On. High: Port Power Off.		
USBPE3	5	0	DP3 Power Enable. Low: Port Power On. High: Port Power Off.		
USBPE4	15	0	DP3 Power Enable. Low: Port Power On. High: Port Power Off.		
ACAID/USBOC0#	32	I/O	UP Over Current Detect Low: Port Over Current High: Port Power Normal		
USBOC1#/SMDAT	48	1/0	DP1 Over Current Detect Low: Port Over Current High: Port Power Normal  SMBus data for debug only. It is not a standard SMBus interface. Open Drain		
USBOC2#/SMCLK	1	I/O	DP2 Over Current Detect Low: Port Over Current High: Port Power Normal  SMBus clock for debug only. It is not a standard SMBus		
USBOC3#	6	ı	interface. Open Drain  DP3 Over Current Detect  Low: Port Over Current  High: Port Power Normal		
USBOC4#	16	I	DP4 Over Current Detect Low: Port Over Current High: Port Power Normal		
EXTPWRON	20	1	Upstream Port VBUS Detection for Upstream port plug-in		
RESET#	18	1	System Reset Low: Reset High: Normal Operation		
		-			
VBUSDET	19	1	5V USB VBus Presence Detect		
VBUSDET	19 45	I I/O	5V USB VBus Presence Detect  GPIO Pin reserved for special function		



# **Electrical Specification**

### **Absolute Maximum Rating**

Symbol	Parameter	Min	Max	Unit	Note
T <sub>STG</sub>	Storage Temperature	-55	125	°C	_
V <sub>33</sub>	3.3V Power Supply Voltage	-0.5	3.63	V	_
V <sub>12</sub>	1.2V Input Voltage	-0.5	1.26	V	_
V <sub>IN</sub>	Input voltage at I/O pins	-0.5	$(\le 3.63)$ and $(\le V_{33}+0.3)$	V	_
V <sub>ESD</sub>	Electrostatic Discharge	-2000	2000	V	Human Body Model
$\theta_{jc}$	Thermal resistance between junction and case	● For 4-layer PCB: 9.1 ● For 2-layer PCB: 11.3	(	°C/W	2L & 4L PCB definitions
$\theta_{ja}$	Thermal resistance between junction and ambient	● For 4-layer PCB: 21.8 ● For 2-layer PCB: 56.8		°C/W	follow JESD51-7
P <sub>D</sub>	Max Power Dissipation	_	1.0 0.6	W	Q8P 4-Port Q4S 2-Port

Note: Stress above conditions may cause permanent damage to the device. Functional operation of this device should be restricted to the conditions described.

Note: About thermal factors, T<sub>a</sub> is the concerned ambient temperature, and

$$\theta_{ca} = \theta_{ja} - \theta_{jc}$$

$$T_{J} = \theta_{ja} * P_{D} + T_{a}$$

$$T_{c} = \theta_{ca} * P_{D} + T_{a}$$

$$T_J = \theta_{ia} * P_D + T_a$$

$$T_c = \theta_{ca} * P_D + T_a$$

### **Operating Conditions**

Symbol	Parameter	Min	Max	Unit	Note
T <sub>A</sub>	Ambient Temperature	0	70	°C	_
T <sub>j</sub>	Junction Temperature	0	125	°C	_
V <sub>33</sub>	3.3V Power Supply Voltage	3.0	3.6	V	_
V <sub>10</sub>	1.2V Input Voltage	1.14	1.26	V	1.2 Nominal
V <sub>IL</sub>	Input Low Voltage	_	0.8	V	_
V <sub>IH</sub>	Input High Voltage	2.0	_	V	_
V <sub>OL</sub>	Output Low Voltage	_	0.4	V	I <sub>OL</sub> =4mA
V <sub>OH</sub>	Output High Voltage	2.4	_	V	I <sub>OH</sub> =4mA
I <sub>IL</sub>	Input Leakage Current	_	+/-10	μΑ	0 <v<sub>i<v<sub>33</v<sub></v<sub>
l <sub>oz</sub>	Tristate Leakage Current	_	+/-20	μΑ	0 <v<sub>0<v<sub>33</v<sub></v<sub>



# **Timing Requirements for SPI Flash**

SPI flash ROM is used to store the FW data for VL210. Timing guidelines are provided to assist in selection of appropriate and compatible SPI flash. To ensure SPI flash suitability, not only should the timing requirements conform to the provided guidelines, but actual testing with VL811+ should also be done.

Symbol	Parameters	Condition	Value	Unit
f <sub>CT</sub>	Clock Frequency for fast read mode(*)	Max value must larger than	15	MHz
$f_C$	Clock Frequency for read mode	Max value must larger than	15	MHz
t <sub>RI</sub>	Input Rise time	Max value must larger than	5	ns
t <sub>FI</sub>	Input Fall time	Max value must larger than	5	ns
t <sub>CKH</sub>	SCK High Time	Min value must smaller than	20	ns
t <sub>CKL</sub>	SCK Low Time	Min value must smaller than	20	ns
t <sub>CEH</sub>	CE# High Time	Min value must smaller than	100	ns
t <sub>CS</sub>	CE# Setup Time	Min value must smaller than	20	ns
t <sub>CH</sub>	CE# Holde Time	Min value must smaller than	100	ns
t <sub>DS</sub>	Data In Setup Tiime	Min value must smaller than	20	ns
t <sub>DH</sub>	Data In Hold Time	Min value must smaller than	20	ns
t <sub>HS</sub>	Hold Setup Time	Not Utilized		
t <sub>HD</sub>	Hold Time	Not Utilized		
$t_V$	Output Valid	Max value must smaller than 20		ns
t <sub>OH</sub>	Output Hold Time Normal Mode	Not Utilized		
t <sub>LZ</sub>	Hold to Output Low Z	Not Utilized		
t <sub>HZ</sub>	Hold to Output High Z	Not Utilized		
t <sub>DIS</sub>	Output Disable Time	Not Utilized		
t <sub>EC</sub>	Erase Time	Max value must smaller than	100	ms
t <sub>PP</sub>	Page Program Time	Max value must smaller than	100	ms
t <sub>VCS</sub>	Vcc Setup Time	Min value must smaller than	1	ms
t <sub>w</sub>	Write Status Register Time (Flash bit)	Max value must smaller than	100	ms

<sup>\*</sup>Fast read mode must be supported.



### SERIAL INPUT/OUTPUT TIMING (1)




Figure 3 - Illustration of SPI Flash Interface Timing - (1)





Figure 4 - Illustration of SPI Flash Interface Timing - (2)



## **General Reflow Profile Guidelines**



Profile Feature	Sn-Pb Eutectic Assembly	Pb-Free Assembly
Preheat/Soak Temperature Min (T <sub>smin</sub> ) Temperature Max (T <sub>smax</sub> ) Time (t <sub>s</sub> ) from (T <sub>smin</sub> to T <sub>smax</sub> )	100 °C 150 °C 60-120 seconds	150 °C 200 °C 60-120 seconds
Ramp-up rate (T <sub>L</sub> to T <sub>p</sub> )	3 °C/second max.	3 °C/second max.
Liquidous temperature (T <sub>L</sub> ) Time (t <sub>L</sub> ) maintained above T <sub>L</sub>	183 °C 60-150 seconds	217 °C 60-150 seconds
Peak package body temperature (T <sub>p</sub> )	225 °C	250 °C
Classification temperature (T <sub>c</sub> )	230 °C	255 °C
Time $(t_{\rm p})^*$ within 5 °C of the specified classification temperature $(T_{\rm c})$	20* seconds	30* seconds
Ramp-down rate (Tp to TL)	6 °C/second max.	6 °C/second max.
Time 25 °C to peak temperature	6 minutes max.	8 minutes max.
Note 1: All temperatures refer to the center of the pa	ckage, measured on the package body surface that is	s facing up during assembly reflow (e.g., live-bug).

Figure 5 - Reflow



## **Package Mechanical Specifications (QFN-48)**

### **Maximum Temperature for IR Reflow**

Parameter	Value	Unit
Maximum Temperature Tp	255	°C
Max Time within 5°C of Tp	30	seconds




Figure 6 - Mechanical Specification: QFN-48 6x6x0.85 mm Package



## **Package Top Side Marking & Ordering Information**




Figure 7 - Package Top Side Marking

Ordering Information	Description	Package Type
VL210-Q4	1SS 3HS Hub: 1x USB 3.0 & 3x USB 2.0	QFN48 6x6 mm



### VIA Labs, Inc.

www.via-labs.com

7F, 529-1, Zhongzheng Rd.,

Xindian District, New Taipei City 231 Taiwan

Tel: (886-2) 2218-1838 Fax: (886-2) 2218-8924

Email: sales@via-labs.com.tw

Copyright © 2014 VIA Labs, Inc. All Rights Reserved.

No part of this document may be reproduced, transmitted, transcribed, stored in a retrieval system, or translated into any language, in any form or by any means, electronic, mechanical, magnetic, optical, chemical, manual or otherwise without the prior written permission of VIA Labs, Inc. The material in this document is for information only and is subject to change without notice. VIA Labs, Inc. reserves the right to make changes in the product design without reservation and without notice to its users.

All trademarks are the properties of their respective owners.

No license is granted, implied or otherwise, under any patent or patent rights of VIA Labs, Inc. VIA Labs, Inc. makes no warranties, implied or otherwise, in regard to this document and to the products described in this document. The information provided by this document is believed to be accurate and reliable as of the publication date of this document. However, VIA Labs, Inc. assumes no responsibility for any errors in this document. Furthermore, VIA Labs, Inc. assumes no responsibility for the use or misuse of the information in this document and for any patent infringements that may arise from the use of this document. The information and product specifications within this document are subject to change at any time, without notice and without obligation to notify any person of such change.