



N-Channel Enhancement-Mode Vertical DMOS Power FETs

Ordering Information

BV_{DSS} / BV_{DGS}	$R_{DS(ON)}$ (max)	$I_{D(ON)}$ (min)	Order Number / Package			
			TO-3	TO-39	TO-220	Dice
350V	2.5Ω	3A	VN0335N1	VN0335N2	VN0335N5	VN0335ND
400V	2.5Ω	3A	VN0340N1	VN0340N2	VN0340N5	VN0340ND

Features

- Freedom from secondary breakdown
- Low power drive requirement
- Ease of paralleling
- Low C_{ISS} and fast switching speeds
- Excellent thermal stability
- Integral Source-Drain diode
- High input impedance and high gain
- Complementary N- and P-Channel devices

Advanced DMOS Technology

These enhancement-mode (normally-off) power transistors utilize a vertical DMOS structure and Supertex's well-proven silicon-gate manufacturing process. This combination produces devices with the power handling capabilities of bipolar transistors and with the high input impedance and negative temperature coefficient inherent in MOS devices. Characteristic of all MOS structures, these devices are free from thermal runaway and thermally-induced secondary breakdown.

Supertex Vertical DMOS Power FETs are ideally suited to a wide range of switching and amplifying applications where high breakdown voltage, high input impedance, low input capacitance, and fast switching speeds are desired.

Applications


- Motor control
- Converters
- Amplifiers
- Switches
- Power supply circuits
- Drivers (Relays, Hammers, Solenoids, Lamps, Memories, Displays, Bipolar Transistors, etc.)

Package Options


(Note 1)



TO-39



TO-220



TO-3

Absolute Maximum Ratings

Drain-to-Source Voltage	BV_{DSS}
Drain-to-Gate Voltage	BV_{DGS}
Gate-to-Source Voltage	$\pm 20V$
Operating and Storage Temperature	-55°C to +150°C
Soldering Temperature*	300°C

*Distance of 1.6 mm from case for 10 seconds.

Note 1: See Package Outline section for discrete pinouts.

Thermal Characteristics

Package	I_D (continuous)*	I_D (pulsed)*	Power Dissipation @ $T_C = 25^\circ\text{C}$	θ_{ja} °C/W	θ_{jc} °C/W	I_{DR}	I_{DRM}^*
TO-3	3.5A	8A	100W	30	1.25	3.5	8A
TO-39	1.0A	7A	6W	125	20.8	1.0	7A
TO-220	2.1A	8A	50W	40	2.5	2.1	8A

* I_D (continuous) is limited by max rated T_j .

Electrical Characteristics (@ 25°C unless otherwise specified)



(Notes 1 and 2)

Symbol	Parameter	Min	Typ	Max	Unit	Conditions
BV_{DSS}	Drain-to-Source Breakdown Voltage	VN0340	400		V	$V_{GS} = 0, I_D = 10\text{mA}$
		VN0335	350			
$V_{GS(\text{th})}$	Gate Threshold Voltage	2		4	V	$V_{GS} = V_{DS}, I_D = 10\text{mA}$
$\Delta V_{GS(\text{th})}$	Change in $V_{GS(\text{th})}$ with Temperature		-4.8	-6	mV/C	$V_{GS} = V_{DS}, I_D = 10\text{mA}$
I_{GSS}	Gate Body Leakage			100	nA	$V_{GS} = \pm 20\text{V}, V_{DS} = 0$
I_{DSS}	Zero Gate Voltage Drain Current			100	μA	$V_{GS} = 0, V_{DS} = \text{Max Rating}$
				2	mA	$V_{GS} = 0, V_{DS} = 0.8 \text{ Max Rating}$ $T_A = 125^\circ\text{C}$
$I_{D(\text{ON})}$	ON-State Drain Current		4.5		A	$V_{GS} = 5\text{V}, V_{DS} = 25\text{V}$ $V_{GS} = 10\text{V}, V_{DS} = 25\text{V}$
			3	6		
$R_{DS(\text{ON})}$	Static Drain-to-Source ON-State Resistance		2.2	2.5	Ω	$V_{GS} = 5\text{V}, I_D = 0.5\text{A}$ $V_{GS} = 10\text{V}, I_D = 1\text{A}$
			1.8			
$\Delta R_{DS(\text{ON})}$	Change in $R_{DS(\text{ON})}$ with Temperature		1	2	%/°C	$V_{GS} = 10\text{V}, I_D = 1\text{A}$
G_{FS}	Forward Transconductance	1	1.5		S	$V_{DS} = 25\text{V}, I_D = 1\text{A}$
C_{ISS}	Input Capacitance		550	650	pF	$V_{GS} = 0, V_{DS} = 25\text{V}$ $f = 1\text{ MHz}$
C_{OSS}	Common Source Output Capacitance		75	125		
C_{RSS}	Reverse Transfer Capacitance		25	50		
$t_{d(\text{ON})}$	Turn-ON Delay Time		12	20	ns	$V_{DD} = 25\text{V}$ $I_D = 1\text{A}$ $R_S = 50\Omega$
t_r	Rise Time		12	20		
$t_{d(\text{OFF})}$	Turn-OFF Delay Time		65	100		
t_f	Fall Time		20	30		
V_{SD}	Diode Forward Voltage Drop		1.1	1.5	V	$V_{GS} = 0, I_{SD} = 5\text{A}$
t_{rr}	Reverse Recovery Time		450		ns	$V_{GS} = 0, I_{SD} = 1\text{A}$


Note 1: All D.C. parameters 100% tested at 25°C unless otherwise stated. (Pulse test: 300μs pulse, 2% duty cycle.)






Note 2: All A.C. parameters sample tested.

Switching Waveforms and Test Circuit



Typical Performance Curves



BVDSS Variation with Temperature**ON - Resistance Vs. Drain Current****Transfer Characteristics****V(th) and RDS Variation with Temperature****Capacitance Vs. Drain-to-Source Voltage****Gate Drive Dynamic Characteristics**