



N-Channel Enhancement-Mode Vertical DMOS Power FETs

Ordering Information

BV_{DSS} / BV_{DGS}	$R_{DS(ON)}$ (max)	$I_{D(ON)}$ (min)	Order Number / Package		
			TO-39	TO-92	Dice
350V	35Ω	250mA	VN0535N2	VN0535N3	VN0535ND
400V	35Ω	250mA	VN0540N2	VN0540N3	VN0540ND

Features

- Freedom from secondary breakdown
- Low power drive requirement
- Ease of paralleling
- Low C_{iss} and fast switching speeds
- Excellent thermal stability
- Integral Source-Drain diode
- High input impedance and high gain
- Complementary N- and P-Channel devices

Advanced DMOS Technology

These enhancement-mode (normally-off) power transistors utilize a vertical DMOS structure and Supertex's well-proven silicon-gate manufacturing process. This combination produces devices with the power handling capabilities of bipolar transistors and with the high input impedance and negative temperature coefficient inherent in MOS devices. Characteristic of all MOS structures, these devices are free from thermal runaway and thermally-induced secondary breakdown.


Supertex Vertical DMOS Power FETs are ideally suited to a wide range of switching and amplifying applications where high breakdown voltage, high input impedance, low input capacitance, and fast switching speeds are desired.

Applications

- Motor control
- Converters
- Amplifiers
- Switches
- Power supply circuits
- Drivers (Relays, Hammers, Solenoids, Lamps, Memories, Displays, Bipolar Transistors, etc.)

Package Options

(Note 1)



TO-92



TO-39

Absolute Maximum Ratings

Drain-to-Source Voltage	BV_{DSS}
Drain-to-Gate Voltage	BV_{DGS}
Gate-to-Source Voltage	$\pm 20V$
Operating and Storage Temperature	-55°C to +150°C
Soldering Temperature*	300°C

*Distance of 1.6 mm from case for 10 seconds.

Note 1: See Package Outline section for discrete pinouts.

Thermal Characteristics

Package	I_D (continuous)*	I_D (pulsed)*	Power Dissipation @ $T_c = 25^\circ\text{C}$	θ_{ja} °C/W	θ_{jc} °C/W	I_{DR}	I_{DRM}^*
TO-39	250mA	500mA	6.0W	125	20.8	250mA	500mA
TO-92	100mA	400mA	1.0W	170	125	100mA	400mA

* I_D (continuous) is limited by max rated T_j .

Electrical Characteristics (@ 25°C unless otherwise specified)


(Notes 1 and 2)

Symbol	Parameter		Min	Typ	Max	Unit	Conditions
BV _{DSS}	Drain-to-Source Breakdown Voltage	VN0540	400			V	$I_D = 1\text{mA}$, $V_{GS} = 0$
		VN0535	350				
V _{GS(th)}	Gate Threshold Voltage		2.0		4.0	V	$V_{GS} = V_{DS}$, $I_D = 1\text{mA}$
$\Delta V_{GS(th)}$	Change in $V_{GS(th)}$ with Temperature			-3.5	-4.5	mV/°C	
I _{GSS}	Gate Body Leakage				100	nA	$V_{GS} = \pm 20\text{V}$, $V_{DS} = 0$
I _{DSS}	Zero Gate Voltage Drain Current				10	μA	$V_{GS} = 0$, $V_{DS} = \text{Max Rating}$
				500	$V_{GS} = 0$, $V_{DS} = 0.8$ Max Rating $TA = 125^\circ\text{C}$		
I _{D(ON)}	ON-State Drain Current			200		mA	$V_{GS} = 5\text{V}$, $V_{DS} = 25\text{V}$
	250	300		$V_{GS} = 10\text{V}$, $V_{DS} = 25\text{V}$			
R _{D(S)(ON)}	Static Drain-to-Source ON-State Resistance			30		Ω	$V_{GS} = 5\text{V}$, $I_D = 20\text{mA}$
			25	35	$V_{GS} = 10\text{V}$, $I_D = 0.1\text{A}$		
$\Delta R_{D(S)(ON)}$	Change in $R_{D(S)(ON)}$ with Temperature			0.9	1.5	%/°C	$I_D = 0.1\text{A}$, $V_{GS} = 10\text{V}$
G _F	Forward Transconductance		100	200		mS	$V_{DS} = 25\text{V}$, $I_D = 0.1\text{A}$
C _{ISS}	Input Capacitance			45	55	pF	$V_{GS} = 0$, $V_{DS} = 25\text{V}$, $f = 1\text{MHz}$
C _{OSS}	Common Source Output Capacitance			8	10		
C _{CRSS}	Reverse Transfer Capacitance			2	5		
t _{d(ON)}	Turn-ON Delay Time			3	5	ns	$V_{DD} = 25\text{V}$, $I_D = 50\text{mA}$, $R_S = 50\Omega$
t _r	Rise Time			3	5		
t _{d(OFF)}	Turn-OFF Delay Time			3	5		
t _f	Fall Time			3	5		
V _{SD}	Diode Forward Voltage Drop			0.8		V	$I_{SD} = 0.5\text{A}$, $V_{GS} = 0$
t _{rr}	Reverse Recovery Time			400		ns	$I_{SD} = 0.5\text{A}$, $V_{GS} = 0$







Note 1: All D.C. parameters 100% tested at 25°C unless otherwise stated. (Pulse test: 300μs pulse, 2% duty cycle.)






Note 2: All A.C. parameters sample tested.

Switching Waveforms and Test Circuit



Typical Performance Curves



BVDSS Variation with Temperature**ON-Resistance Vs. Drain Current****Transfer Characteristics****V(th) and RDS Variation with Temperature****Capacitance Vs. Drain-to-Source Voltage****Gate Drive Dynamic Characteristics**