



VNQ600AP-E

QUAD CHANNEL HIGH SIDE DRIVER

Table 1. General Features

TYPE	$R_{DS(on)}$ (*)	I_{lim}	V_{CC}
VNQ600AP-E	35m Ω	22A	36 V


(*) Per each channel

- DC SHORT CIRCUIT CURRENT: 22A
- CMOS COMPATIBLE INPUTS
- PROPORTIONAL LOAD CURRENT SENSE
- UNDERVOLTAGE & OVERVOLTAGE SHUT-DOWN
- OVERVOLTAGE CLAMP
- THERMAL SHUT-DOWN
- CURRENT LIMITATION
- VERY LOW STAND-BY POWER DISSIPATION
- PROTECTION AGAINST:
 - LOSS OF GROUND & LOSS OF V_{CC}
- REVERSE BATTERY PROTECTION (**)
- IN COMPLIANCE WITH THE 2002/95/EC EUROPEAN DIRECTIVE

DESCRIPTION

The VNQ600AP-E is a quad HSD formed by assembling two VND600-E chips in the same SO-28 package. The VND600-E is a monolithic device designed in STMicroelectronics VIPower M0-3 Technology.

Figure 1. Package



The VNQ600AP-E is intended for driving any type of multiple loads with one side connected to ground. This device has four independent channels and four analog sense outputs which deliver currents proportional to the outputs currents. Active current limitation combined with thermal shut-down and automatic restart protect the device against overload. Device automatically turns off in case of ground pin disconnection.

Table 2. Order Codes

Package	Tube	Tape and Reel
SO-28	VNQ600AP-E	VNQ600APTR-E

Note: (**) See application schematic at page 11.

Figure 2. Block Diagram




Table 3. Absolute Maximum Ratings

Symbol	Parameter	Value	Unit
V_{CC}	Supply voltage (continuous)	41	V
$-V_{CC}$	Reverse supply voltage (continuous)	-0.3	V
I_{OUT}	Output current (continuous), for each channel	15	A
I_R	Reverse output current (continuous), for each channel	-15	A
I_{IN}	Input current	+/- 10	mA
V_{CSENSE}	Current sense maximum voltage	-3 +15	V V
I_{GND}	Ground current at $T_{pins} \leq 25^{\circ}\text{C}$ (continuous)	-200	mA
V_{ESD}	Electrostatic Discharge (Human Body Model: $R=1.5\text{K}\Omega$; $C=100\text{pF}$)		
	- INPUT	4000	V
	- CURRENT SENSE	2000	V
	- OUTPUT	5000	V
	- V_{CC}	5000	V
E_{MAX}	Maximum Switching Energy ($L=0.11\text{mH}$; $R_L=0\Omega$; $V_{bat}=13.5\text{V}$; $T_{jstart}=150^{\circ}\text{C}$; $I_L=40\text{A}$)	126	mJ
P_{tot}	Power dissipation (per island) at $T_{lead}=25^{\circ}\text{C}$	6.25	W
T_j	Junction operating temperature	Internally Limited	$^{\circ}\text{C}$
T_{stg}	Storage temperature	-55 to 150	$^{\circ}\text{C}$


Figure 3. Configuration Diagram (Top View) & Suggested Connections for Unused and N.C. Pins

Figure 4. Current and Voltage Conventions




Table 4. Thermal Data

Symbol	Parameter	Value	Unit
$R_{thj-case}$	Thermal resistance junction-case (MAX)	15	$^{\circ}C/W$
$R_{thj-amb}$	Thermal resistance junction-ambient (one chip ON) (MAX)	60 ⁽¹⁾	$^{\circ}C/W$
$R_{thj-amb}$	Thermal resistance junction-ambient (two chips ON) (MAX)	46 ⁽¹⁾	$^{\circ}C/W$

Note: 1. When mounted on a standard single-sided FR-4 board with 0.5cm² of Cu (at least 35μm thick) connected to all V_{CC} pins. Horizontal mounting and no artificial air flow.

Note: 2. When mounted on a standard single-sided FR-4 board with 6cm² of Cu (at least 35μm thick) connected to all V_{CC} pins. Horizontal mounting and no artificial air flow.

ELECTRICAL CHARACTERISTICS ($8V < V_{CC} < 36V$; $-40^{\circ}C < T_j < 150^{\circ}C$ unless otherwise specified)

(Per each channel)

Table 5. Power

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Unit
V_{CC} (**)	Operating supply voltage		5.5	13	36	V
V_{USD} (**)	Undervoltage shut-down		3	4	5.5	V
V_{OV} (**)	Overvoltage shut-down		36			V
R_{ON}	On state resistance	$I_{OUT1,2,3,4}=5A$; $T_j=25^{\circ}C$ $I_{OUT1,2,3,4}=5A$; $T_j=150^{\circ}C$ $I_{OUT1,2,3,4}=3A$; $V_{CC}=6V$			35 70 120	$m\Omega$ $m\Omega$ $m\Omega$
V_{clamp}	Clamp Voltage	$I_{CC}=20mA$ (see note 3)	41	48	55	V
I_S (**)	Supply current	Off State; $V_{CC}=13V$; $V_{IN}=V_{OUT}=V_{SENSE}=0V$ Off State; $V_{CC}=13V$; $V_{IN}=V_{OUT}=V_{SENSE}=0V$; $T_j=25^{\circ}C$ On State; $V_{CC}=13V$; $V_{IN}=5V$; $I_{OUT}=0A$; $R_{SENSE}=3.9K\Omega$; $V_{SENSE}=0V$		12 12	40 25 6	μA μA mA
$I_{L(off1)}$	Off state output current	$V_{IN}=V_{OUT}=V_{SENSE}=0V$	0		50	μA
$I_{L(off3)}$	Off State Output Current	$V_{IN}=V_{OUT}=V_{SENSE}=0V$; $V_{CC}=13V$; $T_j=125^{\circ}C$			5	μA
$I_{L(off4)}$	Off State Output Current	$V_{IN}=V_{OUT}=V_{SENSE}=0V$; $V_{CC}=13V$; $T_j=25^{\circ}C$			3	μA

Note: 3. V_{clamp} and V_{OV} are correlated. Typical difference is 5V.

Note: (**) Per island.

Table 6. Switching ($V_{CC}=13V$)

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Unit
$t_{D(on)}$	Turn-on delay time	$R_L=2.6\Omega$ channels 1,2,3,4 (see fig. 6)		40		μs
$t_{D(off)}$	Turn-off delay time	$R_L=2.6\Omega$ channels 1,2,3,4 (see fig. 6)		40		μs
$(dV_{OUT}/dt)_{on}$	Turn-on voltage slope	$R_L=2.6\Omega$ channels 1,2,3,4 (see fig. 6)		See relative diagram		V/ μs
$(dV_{OUT}/dt)_{off}$	Turn-off voltage slope	$R_L=2.6\Omega$ channels 1,2,3,4 (see fig. 6)		See relative diagram		V/ μs

Table 7. V_{CC} - Output Diode

Symbol	Parameter	Test Conditions	Min	Typ	Max	Unit
V_F	Forward on Voltage	$-I_{OUT}=2.3A$; $T_j=150^{\circ}C$			0.6	V

ELECTRICAL CHARACTERISTICS (continued)**Table 8. Logic Input**

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Unit
V_{IL}	Low level input voltage				1.25	V
V_{IH}	High level input voltage		3.25			V
$V_{I(hyst)}$	Input hysteresis voltage		0.5			V
I_{IL}	Low level input current	$V_{IN}=1.25V$	20	65		μA
I_{IH}	High level input current	$V_{IN}=3.25V$		75	110	μA
V_{ICL}	Input clamp voltage	$I_{IN}=1mA$	6	6.8	8	V
		$I_{IN}= -1mA$		-0.7		V

Table 9. Protections (See note 4)

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Unit
I_{lim}	DC Short circuit current	$V_{CC}=13V$	22	40	70	A
		$5.5V < V_{CC} < 36V$			70	A
T_{TSD}	Thermal shut-down temperature		150	175	200	$^{\circ}C$
T_R	Thermal reset temperature		135			$^{\circ}C$
T_{hyst}	Thermal hysteresis		7	15		$^{\circ}C$
V_{demag}	Turn-off output voltage clamp	$I_{OUT}=2A$; $L=6mH$	$V_{CC}-41$	$V_{CC}-48$	$V_{CC}-55$	V
V_{ON}	Output voltage drop limitation	$I_{OUT}=0.5A$; $T_j = -40^{\circ}C \dots +150^{\circ}C$		50		mV

Note: 4. To ensure long term reliability under heavy overload or short circuit conditions, protection and related diagnostic signals must be used together with a proper software strategy. If the device is subjected to abnormal conditions, this software must limit the duration and number of activation cycles.

ELECTRICAL CHARACTERISTICS (continued)

Table 10. CURRENT SENSE ($9V \leq V_{CC} \leq 16V$) (See Figure 5)

Symbol	Parameter	Test Conditions	Min	Typ	Max	Unit
K ₁	I _{OUT} /I _{SENSE}	I _{OUT1,2} =0.35A; V _{SENSE} =0.5V; T _J = -40°C...+150°C	3100	4150	5560	
K ₂	I _{OUT} /I _{SENSE}	I _{OUT} =2A; V _{SENSE} =2.5V; T _J =-40°C T _J = 25°C...+150°C	3750 4000	4600 4600	5700 5400	
K ₃	I _{OUT} /I _{SENSE}	I _{OUT} =4A; V _{SENSE} =4V; T _J =-40°C T _J = 25°C...+150°C	4000 4100	4500 4500	5200 5150	
V _{SENSE1,2}	Max analog sense output voltage	V _{CC} =5.5V; I _{OUT1,2} =2A; R _{SENSE} =10KΩ V _{CC} >8V; I _{OUT1,2} =4A; R _{SENSE} =10KΩ	2 4			V V
V _{SENSEH}	Analog sense output voltage in overtemperature condition	V _{CC} =13V; R _{SENSE} =3.9KΩ		5		V
R _{VSENSEH}	Analog Sense Output Impedance in Overtemperature Condition	V _{CC} =13V; T _J >T _{TS} D; All channels open		400		Ω
t _{DSENSE}	Current sense delay response	to 90% I _{SENSE} (see note 5)			500	μs

Note: 5. Current sense signal delay after positive input slope.


Figure 5. I_{OUT}/I_{SENSE} versus I_{OUT}

Figure 6. Switching Characteristics (Resistive load $R_L=2.6\Omega$)




Table 11. Truth Table (Per channel)

CONDITIONS	INPUT	OUTPUT	SENSE
Normal operation	L H	L H	0 Nominal
Overtemperature	L H	L L	0 V_{SENSEH}
Undervoltage	L H	L L	0 0
Overvoltage	L H	L L	0 0
Short circuit to GND	L H H	L L L	0 ($T_J < T_{TSD}$) 0 ($T_J > T_{TSD}$) V_{SENSEH}
Short circuit to V_{CC}	L H	H H	0 < Nominal
Negative output voltage clamp	L	L	0

Table 12. Electrical Transient Requirements on V_{CC} Pin

ISO T/R 7637/1 Test Pulse	TEST LEVELS				Delays and Impedance
	I	II	III	IV	
1	-25 V	-50 V	-75 V	-100 V	2 ms 10 Ω
2	+25 V	+50 V	+75 V	+100 V	0.2 ms 10 Ω
3a	-25 V	-50 V	-100 V	-150 V	0.1 μ s 50 Ω
3b	+25 V	+50 V	+75 V	+100 V	0.1 μ s 50 Ω
4	-4 V	-5 V	-6 V	-7 V	100 ms, 0.01 Ω
5	+26.5 V	+46.5 V	+66.5 V	+86.5 V	400 ms, 2 Ω

ISO T/R 7637/1 Test Pulse	TEST LEVELS RESULTS			
	I	II	III	IV
1	C	C	C	C
2	C	C	C	C
3a	C	C	C	C
3b	C	C	C	C
4	C	C	C	C
5	C	E	E	E

CLASS	CONTENTS
C	All functions of the device are performed as designed after exposure to disturbance.
E	One or more functions of the device is not performed as designed after exposure to disturbance and cannot be returned to proper operation without replacing the device.

Figure 7. Waveforms (Per each chip)





Figure 8. Application Schematic



GND PROTECTION NETWORK AGAINST REVERSE BATTERY

Solution 1: Resistor in the ground line (R_{GND} only). This can be used with any type of load.

The following is an indication on how to dimension the R_{GND} resistor.

- 1) $R_{GND} \leq 600\text{mV} / 2(I_{S(on)max})$.
- 2) $R_{GND} \geq (-V_{CC}) / (-I_{GND})$

where $-I_{GND}$ is the DC reverse ground pin current and can be found in the absolute maximum rating section of the device's datasheet.

Power Dissipation in R_{GND} (when $V_{CC} < 0$: during reverse battery situations) is:

$$P_D = (-V_{CC})^2 / R_{GND}$$

This resistor can be shared amongst several different HSD. Please note that the value of this resistor should be calculated with formula (1) where $I_{S(on)max}$ becomes the sum of the maximum on-state currents of the different devices.

Please note that if the microprocessor ground is not common with the device ground then the R_{GND} will produce a shift ($I_{S(on)max} * R_{GND}$) in the input thresholds and the status output values. This shift will vary depending on how many devices are ON in the case of several high side drivers sharing the same R_{GND} .

If the calculated power dissipation leads to a large resistor or several devices have to share the same resistor then the ST suggests to utilize Solution 2 (see below).

Solution 2: A diode (D_{GND}) in the ground line.

A resistor ($R_{GND} = 1\text{k}\Omega$) should be inserted in parallel to D_{GND} if the device will be driving an inductive load.

This small signal diode can be safely shared amongst several different HSD. Also in this case, the presence of the ground network will produce a shift (600mV) in the input threshold and the status output values if the microprocessor ground is not common with the device ground. This shift will not vary if more than one HSD shares the same diode/resistor network.

Series resistor in INPUT pin line is also required to prevent that, during battery voltage transient, the current exceeds the Absolute Maximum Rating.

Safest configuration for unused INPUT pin is to leave it unconnected, while unused SENSE pin has to be connected to Ground pin.

LOAD DUMP PROTECTION

D_{id} is necessary (Voltage Transient Suppressor) if the load dump peak voltage exceeds V_{CC} max DC rating. The same applies if the device will be subject to transients on the V_{CC} line that are greater than the ones shown in the ISO T/R 7637/1 table.

µC I/Os PROTECTION:

If a ground protection network is used and negative transients are present on the V_{CC} line, the control pins will be pulled negative. ST suggests to insert a resistor (R_{prot}) in line to prevent the µC I/Os pins to latch-up.

The value of these resistors is a compromise between the leakage current of µC and the current required by the HSD I/Os (Input levels compatibility) with the latch-up limit of µC I/Os.

$$-V_{CCpeak} / I_{latchup} \leq R_{prot} \leq (V_{OH\mu C} - V_{IH} - V_{GND}) / I_{IHmax}$$

Calculation example:

For $V_{CCpeak} = -100\text{V}$ and $I_{latchup} \geq 20\text{mA}$; $V_{OH\mu C} \geq 4.5\text{V}$
 $5\text{k}\Omega \leq R_{prot} \leq 6\text{k}\Omega$.

Recommended R_{prot} value is 5kΩ.

Figure 9. Off State Output Current




Figure 10. High Level Input Current




Figure 11. Input Clamp Voltage




Figure 13. Input High Level




Figure 12. Input Low Level




Figure 14. Input Hysteresis Voltage




Figure 15. Overvoltage Shutdown



Figure 16. I_{LIM} Vs T_{case} 

Figure 17. Turn-on Voltage Slope




Figure 19. Turn-off Voltage Slope





Figure 18. On State Resistance Vs T_{case} Figure 20. On State Resistance Vs V_{CC} 

Figure 21. Maximum turn off current versus load inductance



A = Single Pulse at $T_{Jstart}=150^{\circ}\text{C}$

B= Repetitive pulse at $T_{Jstart}=100^{\circ}\text{C}$


C= Repetitive Pulse at $T_{Jstart}=125^{\circ}\text{C}$

Conditions:

$V_{CC}=13.5\text{V}$

Values are generated with $R_L=0\Omega$

In case of repetitive pulses, T_{Jstart} (at beginning of each demagnetization) of every pulse must not exceed the temperature specified above for curves B and C.



SO-28 Thermal Data

Figure 22. SO-28 DOUBLE ISLAND PC Board




Table 13. Thermal calculation according to the PCB heatsink area

Chip 1	Chip 2	T_{jchip1}	T_{jchip2}	Note
ON	OFF	$R_{thA} \times P_{dchip1} + T_{amb}$	$R_{thC} \times P_{dchip1} + T_{amb}$	
OFF	ON	$R_{thC} \times P_{dchip2} + T_{amb}$	$R_{thA} \times P_{dchip2} + T_{amb}$	
ON	ON	$R_{thB} \times (P_{dchip1} + P_{dchip2}) + T_{amb}$	$R_{thB} \times (P_{dchip1} + P_{dchip2}) + T_{amb}$	$P_{dchip1} = P_{dchip2}$
ON	ON	$(R_{thA} \times P_{dchip1}) + R_{thC} \times P_{dchip2} + T_{amb}$	$(R_{thA} \times P_{dchip2}) + R_{thC} \times P_{dchip1} + T_{amb}$	$P_{dchip1} \neq P_{dchip2}$

Note: R_{thA} = Thermal resistance Junction to Ambient with one chip ON

Note: R_{thB} = Thermal resistance Junction to Ambient with both chips ON and $P_{dchip1} = P_{dchip2}$

Note: R_{thC} = Mutual thermal resistance


Figure 23. $R_{thj-amb}$ Vs PCB copper area in open box free air condition

Figure 24. SO-28 Thermal Impedance Junction Ambient Single Pulse





Figure 25. Thermal fitting model of a quad channels HSD in SO-28



Pulse calculation formula

$$Z_{TH\delta} = R_{TH} \cdot \delta + Z_{THtp}(1 - \delta)$$

where $\delta = t_p / T$

Table 14. Thermal Parameter

Area/island (cm ²)	0.5	6
R1=R7=R13=R15 (°C/W)	0.05	
R2=R8=R14=R16 (°C/W)	0.3	
R3=R9 (°C/W)	3.4	
R4=R10 (°C/W)	11	
R5=R11 (°C/W)	15	
R6=R12 (°C/W)	30	13
C1=C7=C13=C15 (W.s/°C)	0.001	
C2=C8=C14=C16 (W.s/°C)	5.00E-03	
C3=C9 (W.s/°C)	1.00E-02	
C4=C10 (W.s/°C)	0.2	
C5=C11 (W.s/°C)	1.5	
C6=C12 (W.s/°C)	5	8
R17=R18 (°C/W)	150	

PACKAGE MECHANICAL

Table 15. SO-28 Mechanical Data

Symbol	millimeters		
	Min	Typ	Max
A			2.65
a1	0.10		0.30
b	0.35		0.49
b1	0.23		0.32
C		0.50	
c1	45 (typ.)		
D	17.7		18.1
E	10.00		10.65
e		1.27	
e3		16.51	
F	7.40		7.60
L	0.40		1.27
S	8 (max.)		

Figure 26. SO-28 Package Dimensions




Figure 27. SO-28 TUBE SHIPMENT (no suffix)





Figure 28. TAPE AND REEL SHIPMENT (suffix "TR")



REVISION HISTORY**Table 16. Revision History**

Date	Revision	Description of Changes
Oct 2004	1	- First Issue

Information furnished is believed to be accurate and reliable. However, STMicroelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of STMicroelectronics. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. STMicroelectronics products are not authorized for use as critical components in life support devices or systems without express written approval of STMicroelectronics.

The ST logo is a registered of STMicroelectronics.
All other names are the property of their respective owners

© 2004 STMicroelectronics - All rights reserved

STMicroelectronics group of companies
Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan -
Malaysia - Malta - Morocco - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America
www.st.com