



## P-Channel Enhancement-Mode Vertical DMOS Power FETs

### Ordering Information

BV <sub>DSS</sub> / BV <sub>DGS</sub>	R <sub>DS(ON)</sub> (max)	I <sub>D(ON)</sub> (min)	Order Number / Package			
			TO-39	TO-92	TO-220	DICE
-450V	20Ω	-0.2A	VP0645N2	VP0645N3	VP0645N5	VP0645ND
-500V	20Ω	-0.2A	VP0650N2	VP0650N3	VP0650N5	VP0650ND

### Features

- Freedom from secondary breakdown
- Low power drive requirement
- Ease of paralleling
- Low C<sub>ISS</sub> and fast switching speeds
- Excellent thermal stability
- Integral Source-Drain diode
- High input impedance and high gain
- Complementary N- and P-Channel devices

### Applications

- Motor control
- Convertors
- Amplifiers
- Switches
- Power supply circuits
- Driver (Relays, Hammers, Solenoids, Lamps, Memories, Displays, Bipolar Transistors, etc.)

### Absolute Maximum Ratings

Drain-to-Source Voltage	BV <sub>DSS</sub>
Drain-to-Gate Voltage	BV <sub>DGS</sub>
Gate-to-Source Voltage	± 20V
Operating and Storage Temperature	-55°C to +150°C
Soldering Temperature*	300°C

\*Distance of 1.6 mm from case for 10 seconds.


### Advanced DMOS Technology

These enhancement-mode (normally-off) power transistors utilize a vertical DMOS structure and Supertex's well-proven silicon-gate manufacturing process. This combination produces devices with the power handling capabilities of bipolar transistors and with the high input impedance and negative temperature coefficient inherent in MOS devices. Characteristic of all MOS structures, these devices are free from thermal runaway and thermally-induced secondary breakdown.

Supertex Vertical DMOS Power FETs are ideally suited to a wide range of switching and amplifying applications where high breakdown voltage, high input impedance, low input capacitance, and fast switching speeds are desired.

### Package Options

(Note 1)



Note 1: See Package Outline section for discrete pinouts.

# Thermal Characteristics

Package	$I_D$ (continuous)*	$I_D$ (pulsed)*	Power Dissipation @ $T_C = 25^\circ\text{C}$	$\theta_{jC}$ $^\circ\text{C/W}$	$\theta_{jA}$ $^\circ\text{C/W}$	$I_{DR}$	$I_{DRM}^*$
TO-92	-0.1A	-0.3A	1W	125	170	-0.1A	-0.3A
TO-39	-0.25A	-0.5A	6W	21	125	-0.25A	-0.5A
TO-220	-0.25A	-0.5A	45W	2.7	70	-0.25A	-0.5A

\*  $I_D$  (continuous) is limited by max rated  $T_j$ .

# Electrical Characteristics (@ 25°C unless otherwise specified)



(Notes 1 and 2)

Symbol	Parameter	Min	Typ	Max	Unit	Conditions
$BV_{DSS}$	Drain-to-Source Breakdown Voltage	VP0650 -500			V	$V_{GS} = 0, I_D = -2\text{mA}$
		VP0645 -450				
$V_{GS(th)}$	Gate Threshold Voltage	-2		-4	V	$V_{GS} = V_{DS}, I_D = -2\text{mA}$
$\Delta V_{GS(th)}$	Change in $V_{GS(th)}$ with Temperature			-4.8	mV/ $^\circ\text{C}$	$V_{GS} = V_{DS}, I_D = -2\text{mA}$
$I_{GSS}$	Gate Body Leakage			-100	nA	$V_{GS} = \pm 20\text{V}, V_{DS} = 0$
$I_{DSS}$	Zero Gate Voltage Drain Current			-10	$\mu\text{A}$	$V_{GS} = 0, V_{DS} = \text{Max Rating}$
				-1	mA	$V_{GS} = 0, V_{DS} = 0.8 \text{ Max Rating}$ $T_A = 125^\circ\text{C}$
$I_{D(ON)}$	ON-State Drain Current		-100		mA	$V_{GS} = -5\text{V}, V_{DS} = -25\text{V}$
		-200	-300			$V_{GS} = -10\text{V}, V_{DS} = -25\text{V}$
$R_{DS(ON)}$	Static Drain-to-Source ON-State Resistance		30		$\Omega$	$V_{GS} = -5\text{V}, I_D = -100\text{mA}$
			22	30		$V_{GS} = -10\text{V}, I_D = -100\text{mA}$
$\Delta R_{DS(ON)}$	Change in $R_{DS(ON)}$ with Temperature			0.75	%/ $^\circ\text{C}$	$V_{GS} = -10\text{V}, I_D = -100\text{mA}$
$G_{FS}$	Forward Transconductance	50			m $\bar{S}$	$V_{DS} = -25\text{V}, I_D = -100\text{mA}$
$C_{ISS}$	Input Capacitance		75	130	pF	$V_{GS} = 0, V_{DS} = 25\text{V}$ $f = 1 \text{ MHz}$
$C_{OSS}$	Common Source Output Capacitance		50	75		
$C_{RSS}$	Reverse Transfer Capacitance		10	20		
$t_{d(ON)}$	Turn-ON Delay Time			10	ns	$V_{DD} = -25\text{V}$ $I_D = -100\text{mA}$ $R_S = 50\Omega$
$t_r$	Rise Time			10		
$t_{d(OFF)}$	Turn-OFF Delay Time			20		
$t_f$	Fall Time			15		
$V_{SD}$	Diode Forward Voltage Drop			1.8		
$t_{rr}$	Reverse Recovery Time		300		ns	$V_{GS} = 0, I_{SD} = -50\text{mA}$

Note 1: All D.C. parameters 100% tested at 25°C unless otherwise stated. (Pulse test: 300 $\mu\text{s}$  pulse, 2% duty cycle.)


Note 2: All A.C. parameters sample tested.

# Switching Waveforms and Test Circuit




# Typical Performance Curves


Output Characteristics




Saturation Characteristics




Transconductance vs. Drain Current



Power Dissipation vs. Case Temperature



Maximum Rated Safe Operating Area



Thermal Response Characteristics

