



## P-Channel Enhancement-Mode Vertical DMOS Power FETs

### Ordering Information

BV <sub>DSS</sub> / BV <sub>DGS</sub>	R <sub>DS(ON)</sub> (max)	I <sub>D(ON)</sub> (min)	Order Number / Package	
			TO-39	TO-92
-80V	5Ω	-1.1A	VP0808B	VP0808L
-100V	5Ω	-1.1A	VP1008B	VP1008L

### Features

- Freedom from secondary breakdown
- Low power drive requirement
- Ease of paralleling
- Low C<sub>ISS</sub> and fast switching speeds
- Excellent thermal stability
- Integral Source-Drain diode
- High input impedance and high gain
- Complementary N- and P-Channel devices

### Advanced DMOS Technology

These enhancement-mode (normally-off) power transistors utilize a vertical DMOS structure and Supertex's well-proven silicon-gate manufacturing process. This combination produces devices with the power handling capabilities of bipolar transistors and with the high input impedance and negative temperature coefficient inherent in MOS devices. Characteristic of all MOS structures, these devices are free from thermal runaway and thermally-induced secondary breakdown.

Supertex Vertical DMOS Power FETs are ideally suited to a wide range of switching and amplifying applications where high breakdown voltage, high input impedance, low input capacitance, and fast switching speeds are desired.

### Applications

- Motor control
- Converters
- Amplifiers
- Switches
- Power supply circuits
- Drivers (Relays, Hammers, Solenoids, Lamps, Memories, Displays, Bipolar Transistors, etc.)

### Absolute Maximum Ratings

Drain-to-Source Voltage	BV <sub>DSS</sub>
Drain-to-Gate Voltage	BV <sub>DGS</sub>
Gate-to-Source Voltage	±40V
Operating and Storage Temperature	-55°C to +150°C
Soldering Temperature*	300°C

\*Distance of 1.6 mm from case for 10 seconds.

### Package Options

(Note 1)



TO-39



TO-92

Note 1: See Package Outline section for discrete pinouts.

## Thermal Characteristics

Package	$I_D$ (continuous)*	$I_D$ (pulsed)	Power Dissipation	$\theta_{ja}$ °C/W	$\theta_{jc}$ °C/W
TO-39	-0.88A	-3A	6.25W	170	20
TO-92	-0.21A	-3A	0.4W	312.5	41

\* $I_D$  (continuous) is limited by max rated  $T_j$ .

## Electrical Characteristics (@ 25°C unless otherwise specified)

(Notes 1 and 2)

Symbol	Parameter	Min	Typ	Max	Unit	Conditions	
BV <sub>DSS</sub>	Drain-to-Source Breakdown Voltage	VP1008	-100			V	$I_D = -10\mu A, V_{GS} = 0$
		VP0808	-80				
V <sub>GS(th)</sub>	Gate Threshold Voltage	-2		-4.5	V	$V_{GS} = V_{DS}, I_D = -1mA$	
I <sub>GSS</sub>	Gate Body Leakage			100	nA	$V_{GS} = 30V, V_{DS} = 0$	
I <sub>DSS</sub>	Zero Gate Voltage Drain Current			-10		$\mu A$	$V_{GS} = 0V, V_{DS} = \text{Max Rating}$
				-500			$V_{GS} = 0V, V_{DS} = \text{Max Rating}$ $T_A = 125^\circ C$
I <sub>D(ON)</sub>	ON-State Drain Current	-1.1			A	$V_{GS} = -10V, V_{DS} \geq 2 V_{DS(ON)}$	
R <sub>DS(ON)</sub>	Static Drain-to-Source				$\Omega$	$V_{GS} = -10V, I_D = -1A$	
	ON-State Resistance			5			
G <sub>FS</sub>	Forward Transconductance	200			m $\Omega$	$V_{DS} \geq 2 V_{DS(ON)}, I_D = -0.5A$	
C <sub>ISS</sub>	Input Capacitance			150	pF	$V_{GS} = 0, V_{DS} = 25V$ $f = 1MHz$	
C <sub>OSS</sub>	Common Source Output Capacitance			60			
C <sub>RSS</sub>	Reverse Transfer Capacitance			25			
t <sub>d(ON)</sub>	Turn-ON Delay Time			10	ns	$V_{DD} = -25V, I_D = -0.5A$ $R_S = 50\Omega$	
t <sub>r</sub>	Rise Time			10			
t <sub>d(OFF)</sub>	Turn-OFF Delay Time			10			
t <sub>f</sub>	Fall Time			10			
V <sub>SD</sub>	Diode Forward Voltage Drop	VP1008	1.2			V	$I_{SD} = 0.21A, V_{GS} = 0$
		VP0808	1.2				$I_{SD} = 0.9A, V_{GS} = 0$

Note 1: All D.C. parameters 100% tested at 25°C unless otherwise stated. (Pulse test: 300 $\mu s$  pulse, 2% duty cycle.)

Note 2: All A.C. parameters sample tested.

## Switching Waveforms and Test Circuit

