



N-Channel Enhancement-Mode Vertical DMOS Power FETs Quad Array

Ordering Information

BV _{DSS} /	R _{DS(ON)}	I _{D(ON)}	Order Number	r / Package
BV _{DGS}	(max)	(min)	14-Pin P-DIP	14-Pin C-DIP
60V	5.5Ω	0.5A	VQ1000N6	VQ1000N7

Features

	Very	high	input	impedanc	е
--	------	------	-------	----------	---

Very high speed

□ Low on-resistance

□ No secondary breakdown

☐ High reliability

Applications

-	_	1	.:			interface	
1	- 1	LOC	HC TC	nıan	current	Interface	

High speed line driver

☐ LED digit strobe driver

Linear amplifiers

□ Stepper motor drive

Absolute Maximum Ratings

Drain-to-Source Voltage	BV _{DSS}
Drain-to-Gate Voltage	BV _{DGS}
Gate-to-Source Voltage	± 15V
Operating and Storage Temperature	-55°C to +150°C
Soldering Temperature*	300°C


^{*}Distance of 1.6 mm from case for 10 seconds.

Advanced DMOS Technology

These enhancement-mode (normally-off) power transistors utilize a vertical DMOS structure and Supertex's well-proven silicongate manufacturing process. This combination produces devices with the power handling capabilities of bipolar transistors and with the high input impedance and negative temperature coefficient inherent in MOS devices. Characteristic of all MOS structures, these devices are free from thermal runaway and thermally-induced secondary breakdown.

Supertex Vertical DMOS Power FETs are ideally suited to a wide range of switching and amplifying applications where high breakdown voltage, high input impedance, low input capacitance, and fast switching speeds are desired.

Pin Configuration



14-pin DIP

Thermal Characteristics (@ $T_A = 25$ °C)

			All four Transistors VQ1000N7	
Test	Unit	Each Transistor		
Total Power Dissipation	Watts	1.30	2.0	
Linear Derating Factor	mW/ °C	10.5	16	
Thermal Resistance	°C/W	96	62.5	
Thermal Coupling Factor (K)				
$Q_1 - Q_4$ or $Q_2 - Q_3$	%	60		
Q_1 - Q_2 , Q_3 - Q_4 , Q_1 - Q_3 or Q_4 - Q_2	%	50		
Continuous Drain Current 2,3	A	0.225		
Pulsed Drain Current 1,3	A	1.0		

Note 1: All D.C. parameter 100% tested at 25°C unless otherwise stated. (Pulse test: 300 µs, 2% duty cycle.)

Note 2: I_D (continuous) is limited by max rated T_j.

Electrical Characteristics (@ 25°C unless otherwise specified)

(Notes 1 and 2)

Symbol	Parameter	Min	Тур	Max	Unit	Conditions	
BV _{DSS}	Drain-to-Source Breakdown Voltage	60			V	$V_{GS} = 0, I_{D} = 100 \mu A$	
V _{GS(th)}	Gate Threshold Voltage	0.8		2.5	٧	$V_{GS} = V_{DS}$, $I_D = 1.0 \text{mA}$	
$\Delta V_{GS(th)}$	Change in V _{GS(th)} with Temperature		-3.0	-5.0	mV/°C	$V_{GS} = V_{DS}$, $I_D = 1.0 \text{mA}$	
I _{GSS}	Gate Body Leakage			100	nA	$V_{GS} = \pm 20V, V_{DS} = 0$	
I _{DSS}	Zero Gate Voltage Drain Current			10		V _{GS} = 0, V _{DS} = Max Rating	
				500	μА	$V_{GS} = 0$, $V_{DS} = 0.8$ Max Rating	
				500		T _A = 125°C	
I _{D(ON)}	ON-State Drain Current	0.2			Α	$V_{GS} = 5V, V_{DS} = 25V$	
, ,		0.5			^	V _{GS} = 10V, V _{DS} = 25V	
R _{DS(ON)}	Static Drain-to-Source			7.5		$V_{GS} = 5V, I_{D} = 0.2A$	
, ,	ON-State Resistance			5.5	Ω	V _{GS} = 10V, I _D = 0.3A	
$\Delta R_{DS(ON)}$	Change in R _{DS(ON)} with Temperature		0.6	1.1	%/°C	$V_{GS} = 10V, I_{D} = 0.3A$	
G _{FS}	Forward Transconductance	100			mʊ	$V_{DS} = 15V, I_{D} = 0.5A$	
C _{ISS}	Input Capacitance			60		V 0 V 25V	
C _{oss}	Common Source Output Capacitance			25	pF	$V_{GS} = 0, V_{DS} = 25\dot{V}$ f = 1 MHz	
C _{RSS}	Reverse Transfer Capacitance			5			
t _{d(ON)}	Turn-ON Delay Time			5		V 45V	
t,	Rise Time			5		V _{DD} = 15V	
t _{d(OFF)}	Turn-OFF Delay Time			5	ns	$I_{D} = 0.6A$ $R_{S} = 50\Omega$	
t,	Fall Time			5		11 _S = 3032	
V _{SD}	Diode Forward Voltage Drop		-0.85		V	V _{GS} = 0, I _{SD} = 0.5A	
t _{rr}	Reverse Recovery Time		165		ns	V _{GS} = 0, I _{SD} = 0.3A	

Note 1: All D.C. parameters 100% tested at 25°C unless otherwise stated. (Pulse test: 300µs pulse, 2% duty cycle.)

Note 2: All A.C. parameters sample tested.

Note 3: $T_C = 25^{\circ}C$.

Thermal Coupling and Effective Thermal Resistance

In multiple chip devices, coupling of heat between die occurs. The iunction temperature can be calculated as follows:

$$\Delta T_{J1} = R_{\theta 1} \, P_{D1} + R_{\theta 2} \ \ \, K_{\theta 2} \, P_{D2} + R_{\theta 3} \, K_{\theta 3} \, P_{D3} + R_{\theta 4} \, K_{\theta 4} \, P_{D4} \quad (1)$$
 where ΔT_{J1} is the change injunction temperature of die 1.

 $R_{\rm e1}$ thru 4 is the thermal resistance of die 1 through 4. $R_{\rm e2}$ thru 4 is the power dissipated in die 1 through 4. $R_{\rm e2}$ thru 4 is the thermal coupling between die 1 and die 2

An effective package thermal resistance can be defined as follows:

$$R_{\theta (EFF)} = \Delta T_{J1} / P_{DT}$$
 (2)

where P_{DT} is the total package power dissipation.

Assuming equal thermal resistance for each die, equation (1) simplifies to:

$$\Delta T_{.11} = R_{e1}(P_{D1} + K_{e2} P_{D2} + K_{e3} P_{D3} + K_{e4} P_{D4})$$
 (3)

For conditions where $P_{D1} = P_{D2} = P_{D3} = P_{D4}$, $P_{DT} = 4P_{D}$, equation (3) can be further simplified and, by substituting into equation (2), results in:

$$R\theta_{(EFF)} = R_{\theta 1} (1 + K_{\theta 2} + K_{\theta 3} + K_{\theta 4})/4$$
 (4)


Values for the coupling factors when the ambient is used as a reference are given in the previous table. If significant power is to be dissipated in two die, die at the opposite ends of the package should be used so that lowest position junction temperatures will result.

Drain-Source Diode (t_m - Reverse Recovery Time)


The internal drain-source diodes of DMOS Power FETs may be used as catch diodes or free-wheeling diodes. Current ratings for these diodes are the same as the contnuous and peak drain current ratings for the DMOS FET.

Reverse recovery time is measured using the circuit below. Forward and reverse current $I_{\rm F}$ and $I_{\rm R}$ are equal and are tested at the continuous and peak current ratings of the DMOS FET.


Switching Waveforms and Test Circuits




Tpp Test Circuit



Tpp Test Waveforms



Switching Time Test Circuit



Switching Time Test Waveform

Typical Performance Curves

