

VS-ST700CL

Vishay Semiconductors

# Phase Control Thyristors (Hockey PUK Version), 910 A



www.vishay.com

B-PUK (TO-200AC)

PRIMARY CHARACTERISTICS					
I <sub>T(AV)</sub>	910 A				
V <sub>DRM</sub> /V <sub>RRM</sub>	1200 V, 1600 V, 1800 V, 2000 V				
V <sub>TM</sub>	1.80 V				
I <sub>GT</sub>	100 mA				
T <sub>J</sub>	-40 °C to +125 °C				
Package	B-PUK (TO-200AC)				
Circuit configuration	Single SCR				

#### **FEATURES**

- · Center amplifying gate
- Metal case with ceramic insulator
- International standard case B-PUK (TO-200AC)



- · Designed and qualified for industrial level
- Material categorization: for definitions of compliance please see <a href="https://www.vishay.com/doc?99912"><u>www.vishay.com/doc?99912</u></a>

#### TYPICAL APPLICATIONS

- DC motor controls
- Controlled DC power supplies
- AC controllers

MAJOR RATINGS AND CHARACTERISTICS						
PARAMETER	TEST CONDITIONS	VALUES	UNITS			
1		910	A			
I <sub>T(AV)</sub>	T <sub>hs</sub>	55	°C			
1		1857	A			
I <sub>T</sub> (RMS)	T <sub>hs</sub>	25	°C			
	50 Hz	15 700	^			
I <sub>TSM</sub>	60 Hz	16 400	_ A			
I <sup>2</sup> t	50 Hz	1232	kA <sup>2</sup> s			
1-1	60 Hz	1125	KA-S			
V <sub>DRM</sub> /V <sub>RRM</sub>		1200 to 2000	V			
tq	Typical	150	μs			
TJ		-40 to 125	°C			

VOLTAGE RATINGS									
TYPE NUMBER	VOLTAGE CODE VDRM/VRRM, MAXIMUM REPETITIVE PEAK AND OFF-STATE VOLTAGE V		V <sub>RSM</sub> , MAXIMUM NON-REPETITIVE PEAK VOLTAGE V	$I_{DRM}/I_{RRM}$ MAXIMUM AT $T_J = T_J$ MAXIMUM $MA$					
	12	1200	1300						
VS-ST700CL	16	1600	1700	80					
VS-S1700CL	18	1800	1900	00					
	20	2000	2100						



# VS-ST700CL

www.vishay.com

# Vishay Semiconductors

ABSOLUTE MAXIMUM RATINGS	S					
PARAMETER	SYMBOL	TEST CONDITIONS			VALUES	UNITS
Maximum average on-state current	I	180° condu	180° conduction, half sine wave			Α
at heatsink temperature	I <sub>T(AV)</sub>	double side	(single side) co	oled	55 (85)	°C
Maximum RMS on-state current	I <sub>T(RMS)</sub>	DC at 25 °C	heatsink temp	erature double side cooled	1857	
		t = 10 ms	No voltage		15 700	
Maximum peak, one-cycle	ı	t = 8.3 ms	reapplied		16 400	A kA <sup>2</sup> s
non-repetitive surge current	I <sub>TSM</sub>	t = 10 ms	100 % V <sub>RRM</sub>		13 200	
		t = 8.3 ms	reapplied	Sinusoidal half wave,	13 800	
Maximum I <sup>2</sup> t for fusing		t = 10 ms	No voltage reapplied	initial $T_J = T_J$ maximum	1232	
	l <sup>2</sup> t	t = 8.3 ms			1125	
		t = 10 ms	100 % V <sub>RRM</sub>		871	
		t = 8.3 ms	reapplied		795	
Maximum I <sup>2</sup> √t for fusing	I <sup>2</sup> √t	t = 0.1 to 10	ms, no voltage	e reapplied	12 321	kA²√s
Low level value of threshold voltage	V <sub>T(TO)1</sub>	(16.7 % x π	$x I_{T(AV)} < I < \pi x$	$I_{T(AV)}$ ), $T_J = T_J$ maximum	1.00	V
High level value of threshold voltage	V <sub>T(TO)2</sub>	$(I > \pi \times I_{T(AV)})$	$(I > \pi \times I_{T(AV)}), T_J = T_J \text{ maximum}$			\ \ \
Low level value of on-state slope resistance	r <sub>t1</sub>	(16.7 % x $\pi$ x $I_{T(AV)} < I < \pi$ x $I_{T(AV)}$ ), $T_J = T_J$ maximum			0.40	mΩ
High level value of on-state slope resistance	r <sub>t2</sub>	$(I > \pi \times I_{T(AV)}), T_J = T_J \text{ maximum}$			0.35	11122
Maximum on-state voltage	$V_{TM}$	$I_{pk} = 2000 \text{ A}, T_J = T_J \text{ maximum}, t_p = 10 \text{ ms sine pulse}$			1.80	V
Maximum holding current	I <sub>H</sub>	T 25 °C	T 05 00 and a call 40 V and a land			mA
Typical latching current	IL	T <sub>J</sub> = 25 °C, anode supply 12 V resistive load			1000	IIIA

SWITCHING				
PARAMETER	SYMBOL	TEST CONDITIONS	VALUES	UNITS
Maximum non-repetitive rate of rise of turned-on current	dl/dt	Gate drive 20 V, 20 $\Omega$ , $t_r \le 1~\mu s$ $T_J = T_J$ maximum, anode voltage $\le 80~\%~V_{DRM}$	1000	A/µs
Typical delay time	t <sub>d</sub>	Gate current 1 A, $dl_g/dt = 1$ A/ $\mu$ s $V_d = 0.67 \% V_{DRM}, T_J = 25 °C$	1.0	110
Typical turn-off time	t <sub>q</sub>	$ \begin{array}{c} I_{TM} = 750 \text{ A, } T_J = T_J \text{ maximum, dl/dt} = 60 \text{ A/}\mu\text{s,} \\ V_R = 50 \text{ V, dV/dt} = 20 \text{ V/}\mu\text{s, gate 0 V 100 }\Omega,  t_p = 500 \mu\text{s} \\ \end{array} $	150	μs

BLOCKING				
PARAMETER	SYMBOL	TEST CONDITIONS	VALUES	UNITS
Maximum critical rate of rise of off-state voltage	dV/dt	T <sub>J</sub> = T <sub>J</sub> maximum linear to 80 % rated V <sub>DRM</sub>	500	V/µs
Maximum peak reverse and off-state leakage current	I <sub>RRM</sub> , I <sub>DRM</sub>	$T_J = T_J$ maximum, rated $V_{DRM}/V_{RRM}$ applied	80	mA



# VS-ST700CL

# Vishay Semiconductors

TRIGGERING						
PARAMETER	SYMBOL	TEST CONDITIONS		VALUES		UNITS
PANAIVIETEN	STIVIBOL	I Ex	ST CONDITIONS	Тур.	Max.	UNITS
Maximum peak gate power	$P_{GM}$	$T_J = T_J$ maximum,	$t_p \le 5 \text{ ms}$	10.0		W
Maximum average gate power	$P_{G(AV)}$	$T_J = T_J$ maximum,	f = 50  Hz, d% = 50	2	.0	VV
Maximum peak positive gate current	I <sub>GM</sub>	$T_J = T_J$ maximum,	$t_p \le 5 \text{ ms}$	3	.0	Α
Maximum peak positive gate voltage	+V <sub>GM</sub>	T. – T. maximum	t < 5 mg	20		V
Maximum peak negative gate voltage	-V <sub>GM</sub>	$T_J = T_J$ maximum, $t_p \le 5$ ms			5.0	
	I <sub>GT</sub>	T <sub>J</sub> = -40 °C	Maximum required gate	200	-	
DC gate current required to trigger		T <sub>J</sub> = 25 °C		100	200	mA
		T <sub>J</sub> = 125 °C	trigger/	50	-	
		T <sub>J</sub> = -40 °C	current/voltage are the lowest value which will trigger all units	2.5	-	
DC gate voltage required to trigger	$V_{GT}$	T <sub>J</sub> = 25 °C	12 V anode to cathode applied	1.8	3.0	V
		T <sub>J</sub> = 125 °C			-	
DC gate current not to trigger	I <sub>GD</sub>	$T_J = T_J \ maximum \\ maximum \\ maximum \\ value \ which \ will \ not \ trigger \ any \\ unit \ with \ rated \ V_{DRM} \ anode \ to \\ cathode \ applied$		1	0	mA
DC gate voltage not to trigger	V <sub>GD</sub>			0.	25	٧

THERMAL AND MECHANICAL SPECIFICATIONS					
PARAMETER	SYMBOL	TEST CONDITIONS	VALUES	UNITS	
Maximum operating junction temperature range	TJ		-40 to 125	°C	
Maximum storage temperature range	T <sub>Stg</sub>		-40 to 150		
Maximum thermal resistance in action to be attain.	R <sub>thJ-hs</sub>	DC operation single side cooled	0.073		
Maximum thermal resistance, junction to heatsink		DC operation double side cooled	0.031	K/W	
Maximum thermal registeres agas to be steinly	R <sub>thC-hs</sub>	DC operation single side cooled	0.011		
Maximum thermal resistance, case to heatsink		DC operation double side cooled	0.006		
Mounting force, ± 10 %			14 700 (1500)	N (kg)	
Approximate weight			255	g	
Case style		See dimensions - link at the end of datasheet	B-PUK (TO-	200AC)	

△R <sub>thJ-hs</sub> CONDUCTION							
CONDUCTION ANGLE	SINUSOIDAL	NUSOIDAL CONDUCTION RECTANGULAR CONDUCTION		TEST CONDITIONS	LIMITO		
CONDUCTION ANGLE	SINGLE SIDE	DOUBLE SIDE	SINGLE SIDE	DOUBLE SIDE	1EST CONDITIONS	UNITS	
180°	0.009	0.009	0.006	0.006	$T_J = T_J$ maximum		
120°	0.011	0.011	0.011	0.011			
90°	0.014	0.014	0.015	0.015		K/W	
60°	0.020	0.020	0.021	0.021			
30°	0.036	0.036	0.036	0.036			

#### Note

• The table above shows the increment of thermal resistance R<sub>thJ-hs</sub> when devices operate at different conduction angles than DC

www.vishay.com

## Vishay Semiconductors




Fig. 1 - Current Ratings Characteristics




Fig. 2 - Current Ratings Characteristics




Fig. 3 - Current Ratings Characteristics




Fig. 4 - Current Ratings Characteristics




Fig. 5 - On-State Power Loss Characteristics




Fig. 6 - On-State Power Loss Characteristics

www.vishay.com Vishay Semiconductors




Fig. 7 - Maximum Non-Repetitive Surge Current Single and Double Side Cooled




Fig. 8 - Maximum Non-Repetitive Surge Current Single and Double Side Cooled




Fig. 9 - On-State Voltage Drop Characteristics




Fig. 10 - Thermal Impedance  $Z_{thJ\text{-}hs}$  Characteristics



www.vishay.com

## Vishay Semiconductors





Fig. 11 - Gate Characteristics

#### **ORDERING INFORMATION TABLE**

Device code



- Vishay Semiconductors product
- 2 Thyristor
- Essential part number
- 0 = converter grade
- 5 C = ceramic PUK
- 6 Voltage code x 100 = V<sub>RRM</sub> (see Voltage Ratings table)
- 7 L = PUK case B-PUK (TO-200AC)
- 8 0 = eyelet terminals (gate and auxiliary cathode unsoldered leads)
  - 1 = fast-on terminals (gate and auxiliary cathode unsoldered leads)
  - 2 = eyelet terminals (gate and auxiliary cathode soldered leads)
  - 3 = fast-on terminals (gate and auxiliary cathode soldered leads)
- 9 Critical dV/dt: None = 500 V/µs (standard selection)
  - L = 1000 V/µs (special selection)

LINKS TO RELATED DOCUMENTS				
Dimensions	www.vishay.com/doc?95076			




## Vishay Semiconductors

# **B-PUK (TO-200AC)**

#### **DIMENSIONS** in millimeters (inches)

Creepage distance: 36.33 (1.430) minimum Strike distance: 17.43 (0.686) minimum



Quote between upper and lower pole pieces has to be considered after application of mounting force (see thermal and mechanical specification)



## **Legal Disclaimer Notice**

Vishay

### **Disclaimer**

ALL PRODUCT, PRODUCT SPECIFICATIONS AND DATA ARE SUBJECT TO CHANGE WITHOUT NOTICE TO IMPROVE RELIABILITY, FUNCTION OR DESIGN OR OTHERWISE.

Vishay Intertechnology, Inc., its affiliates, agents, and employees, and all persons acting on its or their behalf (collectively, "Vishay"), disclaim any and all liability for any errors, inaccuracies or incompleteness contained in any datasheet or in any other disclosure relating to any product.

Vishay makes no warranty, representation or guarantee regarding the suitability of the products for any particular purpose or the continuing production of any product. To the maximum extent permitted by applicable law, Vishay disclaims (i) any and all liability arising out of the application or use of any product, (ii) any and all liability, including without limitation special, consequential or incidental damages, and (iii) any and all implied warranties, including warranties of fitness for particular purpose, non-infringement and merchantability.

Statements regarding the suitability of products for certain types of applications are based on Vishay's knowledge of typical requirements that are often placed on Vishay products in generic applications. Such statements are not binding statements about the suitability of products for a particular application. It is the customer's responsibility to validate that a particular product with the properties described in the product specification is suitable for use in a particular application. Parameters provided in datasheets and / or specifications may vary in different applications and performance may vary over time. All operating parameters, including typical parameters, must be validated for each customer application by the customer's technical experts. Product specifications do not expand or otherwise modify Vishay's terms and conditions of purchase, including but not limited to the warranty expressed therein.

Hyperlinks included in this datasheet may direct users to third-party websites. These links are provided as a convenience and for informational purposes only. Inclusion of these hyperlinks does not constitute an endorsement or an approval by Vishay of any of the products, services or opinions of the corporation, organization or individual associated with the third-party website. Vishay disclaims any and all liability and bears no responsibility for the accuracy, legality or content of the third-party website or for that of subsequent links.

Vishay products are not designed for use in life-saving or life-sustaining applications or any application in which the failure of the Vishay product could result in personal injury or death unless specifically qualified in writing by Vishay. Customers using or selling Vishay products not expressly indicated for use in such applications do so at their own risk. Please contact authorized Vishay personnel to obtain written terms and conditions regarding products designed for such applications.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document or by any conduct of Vishay. Product names and markings noted herein may be trademarks of their respective owners.