


Features

- Enhancement mode
- Low RDS(on) to minimize conduction losses
- VitoMOS® II Technology
- 100% Avalanche Tested, Rg 100% Tested


V_{DS}	100	V
$R_{DS(on),TYP} @ V_{GS}=10\text{ V}$	3.6	$\text{m}\Omega$
$I_D(\text{Wire bond limited})$	130	A

TO-263



Halogen-Free

Part ID	Package Type	Marking	Packing
VS1602GMH	TO-263	1602GMH	800pcs/Reel



Maximum ratings, at $T_A = 25^\circ\text{C}$, unless otherwise specified

Symbol	Parameter	Rating	Unit
$V(BR)DSS$	Drain-Source breakdown voltage	100	V
V_{GS}	Gate-Source voltage	± 20	V
I_S	Diode continuous forward current (Wire bond limited)	$T_c = 25^\circ\text{C}$	A
I_D	Continuous drain current @ $V_{GS}=10\text{V}$ (Wire bond limited)	$T_c = 25^\circ\text{C}$	A
I_D	Continuous drain current @ $V_{GS}=10\text{V}$ (Silicon limited)	$T_c = 100^\circ\text{C}$	A
I_{DM}	Pulse drain current tested ①	$T_c = 25^\circ\text{C}$	A
I_{DSM}	Continuous drain current @ $V_{GS}=10\text{V}$	$T_A=25^\circ\text{C}$	A
		$T_A=70^\circ\text{C}$	A
EAS	Maximum Avalanche energy, single pulsed ②	484	mJ
P_D	Maximum power dissipation ③	$T_c = 25^\circ\text{C}$	W
P_{DSM}	Maximum power dissipation ④	$T_A=25^\circ\text{C}$	W
T_J, T_{STG}	Operating junction and storage temperature range	-55 to 175	°C

Thermal Characteristics

Symbol	Parameter	Typical	Max	Unit
$R_{\theta JC}$	Thermal Resistance, Junction-to-Case ⑤	0.5	0.6	°C/W
$R_{\theta JA}$	Thermal Resistance, Junction-to-Ambient ⑥	50	60	°C/W

Electrical Characteristics

Symbol	Parameter	Condition	Min.	Typ.	Max.	Unit
Static Electrical Characteristics @ $T_j=25^\circ\text{C}$ (unless otherwise stated)						
V(BR)DSS	Drain-Source Breakdown Voltage	$V_{GS}=0\text{V}, I_D=250\mu\text{A}$	100	--	--	V
IDSS	Zero Gate Voltage Drain Current($T_j=25^\circ\text{C}$)	$V_{DS}=100\text{V}, V_{GS}=0\text{V}$	--	--	1	μA
	Zero Gate Voltage Drain Current($T_j=125^\circ\text{C}$) ^⑦	$V_{DS}=100\text{V}, V_{GS}=0\text{V}$	--	--	100	μA
IGSS	Gate-Body Leakage Current	$V_{GS}=\pm 20\text{V}, V_{DS}=0\text{V}$	--	--	± 100	nA
VGS(th)	Gate Threshold Voltage	$V_{DS}=V_{GS}, I_D=250\mu\text{A}$	2.5	3	3.5	V
RDS(on)	Drain-Source On-State Resistance ^⑧	$V_{GS}=10\text{V}, I_D=40\text{A}$	--	3.6	4.5	$\text{m}\Omega$
		($T_j=100^\circ\text{C}$) ^⑦	--	4.7	--	$\text{m}\Omega$
Dynamic Electrical Characteristics @ $T_j = 25^\circ\text{C}$ (unless otherwise stated)						
Ciss	Input Capacitance ^⑦	$V_{DS}=50\text{V}, V_{GS}=0\text{V}, f=100\text{KHz}$	--	5195	--	pF
Coss	Output Capacitance ^⑦		--	875	--	pF
Crss	Reverse Transfer Capacitance ^⑦		--	30	--	pF
Rg	Gate Resistance	f=1MHz	--	1.8	--	Ω
Qg	Total Gate Charge ^⑦	$V_{DS}=50\text{V}, I_D=40\text{A}, V_{GS}=10\text{V}$	--	91	--	nC
Qgs	Gate-Source Charge ^⑦		--	25	--	nC
Qgd	Gate-Drain Charge ^⑦		--	25	--	nC
Switching Characteristics ^⑦						
Td(on)	Turn-on Delay Time	$V_{DD}=50\text{V}, I_D=40\text{A}, R_G=3\Omega, V_{GS}=10\text{V}$	--	21	--	ns
Tr	Turn-on Rise Time		--	69	--	ns
Td(off)	Turn-Off Delay Time		--	57	--	ns
Tf	Turn-Off Fall Time		--	70	--	ns
Source- Drain Diode Characteristics@ $T_j = 25^\circ\text{C}$ (unless otherwise stated)						
VSD	Forward on voltage	$I_{SD}=40\text{A}, V_{GS}=0\text{V}$	--	0.8	1.2	V
Trr	Reverse Recovery Time ^⑦	$I_{sd}=40\text{A}, V_{GS}=0\text{V}$ $di/dt=100\text{A}/\mu\text{s}$	--	59	--	ns
Qrr	Reverse Recovery Charge ^⑦		--	71	--	nC

NOTE:

- ① Single pulse; pulse width $\leq 100\mu\text{s}$.
- ② This maximum value is based on starting $T_j = 25^\circ\text{C}$, $L = 0.5\text{mH}$, $R_G = 25\Omega$, $I_{AS} = 44\text{A}$, $V_{GS} = 10\text{V}$; 100% FT tested at $L = 0.5\text{mH}$, $I_{AS} = 22\text{A}$.
- ③ The power dissipation P_d is based on $T_j(\text{max})$, using junction-to-case thermal resistance $R_{\theta JC}$.
- ④ The power dissipation P_{dsm} is based on $T_j(\text{max})$, using junction-to-ambient thermal resistance $R_{\theta JA}$.
- ⑤ Thermal resistance from junction to soldering point (on the exposed drain pad). These tests are performed on a cool plate.
- ⑥ The value of $R_{\theta JA}$ is measured with the device in a still air environment with $TA = 25^\circ\text{C}$.
- ⑦ Guaranteed by design, not subject to production testing.
- ⑧ Pulse width $\leq 380\mu\text{s}$; duty cycles 2%.

Typical Characteristics




Fig1. Typical Output Characteristics




Fig2. $V_{GS(TH)}$ Gate -Source Voltage Vs. T_j




Fig3. Typical Transfer Characteristics




Fig4. Typical Normalized On-Resistance Vs. T_j




Fig5. Typical On Resistance Vs Gate -Source Voltage




Fig6. Typical On Resistance Vs Drain Current and Gate

Typical Characteristics




Fig7. Typical Source-Drain Diode Forward Voltage




Fig8. Maximum Safe Operating Area




Fig9. Typical Capacitance Vs. Drain-Source Voltage




Fig10. Typical Gate Charge Vs. Gate-Source Voltage




Fig11. Power Dissipation Vs. Case Temperature




Fig12. Maximum Drain Current Vs. Case Temperature

Typical Characteristics




Fig13 . Normalized Maximum Transient Thermal Impedance




Fig14. Unclamped Inductive Test Circuit and waveforms





Fig15. Switching Time Test Circuit and waveforms

Marking Information



1st line: Vergiga Code (Vs), Vergiga Logo

2nd line: Part Number (1602GMH)

3rd line: Date code (XXXYWW)


XXX: Wafer Lot Number Code , code changed with Lot Number

Y: Year Code, refer to table below

WW: Week Code (01 to 53)

Code	C	D	E	F	G	H	J	K	L	M	N	P	Q	R	S	T
Year	2015	2016	2017	2018	2019	2020	2021	2022	2023	2024	2025	2026	2027	2028	2029	2030

TO-263 Package Outline Data



Symbol	Dimensions (unit: mm)		
	Min	Typ	Max
A	4.37	4.57	4.77
A1	1.22	1.27	1.42
A2	2.49	2.69	2.89
A3	0.00	0.13	0.25
b	0.70	0.81	0.96
b1	1.17	1.27	1.47
c	0.30	0.38	0.53
D1	8.50	8.70	8.90
D2	6.60	--	--
E	9.86	10.16	10.36
E1	7.06	--	--
e	2.54 BSC		
H	14.70	15.10	15.50
H2	1.07	1.27	1.47
L	2.00	2.30	2.60
L1	1.40	1.55	1.70

Notes:

1. Refer to JEDEC TO-263 variation AB
2. Dimension "D" and "E" do NOT include mold flash. Mold flash shall not exceed 0.127mm per side.