

## Features


- N-Channel, 2.5V logic level control
- Enhancement mode
- Low on-resistance  $R_{DS(on)}$  @  $V_{GS}=2.5\text{ V}$
- Fast Switching and High efficiency
- Pb-free lead plating; RoHS compliant


**Halogen-Free**

$V_{DS}$	20	V
$R_{DS(on),TYP} @ V_{GS}=10\text{V}$	4.8	$\text{m}\Omega$
$R_{DS(on),TYP} @ V_{GS}=4.5\text{V}$	5.6	$\text{m}\Omega$
$I_D$	56	A

**PDFN3333**


Pin1



## Maximum ratings, at $T_A=25\text{ }^\circ\text{C}$ , unless otherwise specified

Symbol	Parameter	Rating	Unit
$V_{(BR)DSS}$	Drain-Source breakdown voltage	20	V
$V_{GS}$	Gate-Source voltage	$\pm 12$	V
$I_s$	Diode continuous forward current	$T_A=25\text{ }^\circ\text{C}$	A
$I_D$	Continuous drain current @ $V_{GS}=4.5\text{V}$	$T_c=25\text{ }^\circ\text{C}$	A
		$T_c=100\text{ }^\circ\text{C}$	A
$I_{DM}$	Pulse drain current tested ①	$T_c=25\text{ }^\circ\text{C}$	A
$I_{DSM}$	Continuous drain current @ $V_{GS}=4.5\text{V}$	$T_A=25\text{ }^\circ\text{C}$	A
		$T_A=70\text{ }^\circ\text{C}$	A
EAS	Avalanche energy, single pulsed ②	33	mJ
$P_D$	Maximum power dissipation	$T_c=25\text{ }^\circ\text{C}$	W
$P_{DSM}$	Maximum power dissipation ③	$T_A=25\text{ }^\circ\text{C}$	W
$T_{STG}, T_J$	Storage and junction temperature range	-55 to 150	$^\circ\text{C}$

## Thermal Characteristics

Symbol	Parameter	Typical	Unit
$R_{\theta JC}$	Thermal Resistance, Junction-to-Case	4.3	$^\circ\text{C/W}$
$R_{\theta JA}$	Thermal Resistance, Junction-to-Ambient	35	$^\circ\text{C/W}$

**Typical Characteristics**

Symbol	Parameter	Condition	Min.	Typ.	Max.	Unit
<b>Static Electrical Characteristics @ <math>T_j = 25^\circ\text{C}</math> (unless otherwise stated)</b>						
$V_{(\text{BR})\text{DSS}}$	Drain-Source Breakdown Voltage	$V_{\text{GS}}=0\text{V}, I_{\text{D}}=250\mu\text{A}$	20	--	--	V
$I_{\text{DSS}}$	Zero Gate Voltage Drain Current( $T_j=25^\circ\text{C}$ )	$V_{\text{DS}}=20\text{V}, V_{\text{GS}}=0\text{V}$	--	--	1	$\mu\text{A}$
	Zero Gate Voltage Drain Current( $T_j=125^\circ\text{C}$ )	$V_{\text{DS}}=20\text{V}, V_{\text{GS}}=0\text{V}$	--	--	100	$\mu\text{A}$
$I_{\text{GSS}}$	Gate-Body Leakage Current	$V_{\text{GS}}=\pm 12\text{V}, V_{\text{DS}}=0\text{V}$	--	--	$\pm 100$	nA
$V_{\text{GS}(\text{TH})}$	Gate Threshold Voltage	$V_{\text{DS}}=V_{\text{GS}}, I_{\text{D}}=250\mu\text{A}$	0.4	0.7	1	V
$R_{\text{DS}(\text{ON})}$	Drain-Source On-State Resistance ④	$V_{\text{GS}}=10\text{V}, I_{\text{D}}=15\text{A}$	--	4.8	6.7	$\text{m}\Omega$
$R_{\text{DS}(\text{ON})}$	Drain-Source On-State Resistance ④	$V_{\text{GS}}=4.5\text{V}, I_{\text{D}}=10\text{A}$	--	5.6	7.8	$\text{m}\Omega$
$R_{\text{DS}(\text{ON})}$	Drain-Source On-State Resistance ④	$V_{\text{GS}}=2.5\text{V}, I_{\text{D}}=4\text{A}$	--	7.7	10.8	$\text{m}\Omega$
<b>Dynamic Electrical Characteristics @ <math>T_j = 25^\circ\text{C}</math> (unless otherwise stated)</b>						
$C_{\text{iss}}$	Input Capacitance	$V_{\text{DS}}=10\text{V}, V_{\text{GS}}=0\text{V}, f=1\text{MHz}$	1040	1290	1540	pF
$C_{\text{oss}}$	Output Capacitance		130	200	270	pF
$C_{\text{rss}}$	Reverse Transfer Capacitance		120	180	240	pF
$R_g$	Gate Resistance	f=1MHz	--	2.5	--	$\Omega$
$Q_g$	Total Gate Charge	$V_{\text{DS}}=10\text{V}, I_{\text{D}}=10\text{A}, V_{\text{GS}}=4.5\text{V}$	--	18	--	nC
$Q_{\text{qs}}$	Gate-Source Charge		--	7.5	--	nC
$Q_{\text{qd}}$	Gate-Drain Charge		--	8.5	--	nC
<b>Switching Characteristics</b>						
$t_{\text{d(on)}}$	Turn-on Delay Time	$V_{\text{DD}}=10\text{V}, I_{\text{D}}=10\text{A}, R_{\text{G}}=3\Omega, V_{\text{GS}}=4.5\text{V}$	--	3.1	--	$\mu\text{s}$
$t_r$	Turn-on Rise Time		--	4.6	--	$\mu\text{s}$
$t_{\text{d(off)}}$	Turn-Off Delay Time		--	9	--	$\mu\text{s}$
$t_f$	Turn-Off Fall Time		--	9.4	--	$\mu\text{s}$
<b>Source- Drain Diode Characteristics@ <math>T_j = 25^\circ\text{C}</math> (unless otherwise stated)</b>						
$V_{\text{SD}}$	Forward on voltage	$I_{\text{SD}}=10\text{A}, V_{\text{GS}}=0\text{V}$	--	0.8	1.2	V
$t_{\text{rr}}$	Reverse Recovery Time	$T_j=25^\circ\text{C}, I_{\text{sd}}=10\text{A}, V_{\text{GS}}=0\text{V}, \frac{di}{dt}=500\text{A}/\mu\text{s}$	--	13	--	ns
$Q_{\text{rr}}$	Reverse Recovery Charge		--	17	--	nC

NOTE:

- ① Repetitive rating; pulse width limited by max junction temperature.
- ② Limited by  $T_{j\text{max}}$ , starting  $T_j = 25^\circ\text{C}$ ,  $L = 0.1\text{mH}$ ,  $R_G = 25\Omega$ ,  $I_{\text{AS}} = 20\text{A}$ ,  $V_{\text{GS}} = 4.5\text{V}$ . Part not recommended for use above this value
- ③ The power dissipation  $P_{\text{DSM}}$  is based on  $R_{\theta\text{JA}}$  and the maximum allowed junction temperature of  $150^\circ\text{C}$ .
- ④ Pulse width  $\leq 300\mu\text{s}$ ; duty cycle  $\leq 2\%$ .



Vanguard  
Semiconductor

VS2622AE

20V/56A N-Channel Advanced Power MOSFET

## Typical Characteristics




Fig1. Typical Output Characteristics




Fig2. Normalized Threshold Voltage Vs. Temperature




Fig3. Typical Transfer Characteristics




Fig4. Normalized On-Resistance Vs. Temperature




Fig5. Typical Source-Drain Diode Forward Voltage






Fig6. Maximum Safe Operating Area


## Typical Characteristics




**Fig7.** Typical Capacitance Vs.Drain-Source Voltage




**Fig8.** Typical Gate Charge Vs.Gate-Source



**Fig9.** Normalized Maximum Transient Thermal Impedance




**Fig10.** Unclamped Inductive Test Circuit and waveforms



**Fig11.** Switching Time Test Circuit and waveforms

### Marking Information



1<sup>st</sup> line: Vanguard Code (Vs)


2<sup>nd</sup> line: Part Number (2622AE)

3<sup>rd</sup> line: Date code (XXXYWW)

XXX: Wafer Lot Number

Y: Year Code, e.g. E means 2017

WW: Week Code

**PDFN3333 Package Outline Data**


Symbol	DIMENSIONS ( unit : mm )		
	Min	Typ	Max
A	0.7	0.75	0.8
b	0.25	0.3	0.35
C	0.1	0.15	0.25
D	3.25	3.35	3.45
D1	3	3.1	3.2
D2	1.78	1.88	1.98
D3	--	0.13	--
E	3.2	3.3	3.4
E1	3	3.15	3.2
E2	2.39	2.49	2.59
e	0.65 BSC		
H	0.3	0.39	0.5
L	0.3	0.4	0.5
L1	--	0.13	--
$\theta$	--	10°	12°
M	*	*	0.15
* Not specified			

**Notes:**

1. Follow JEDEC MO-240 variation CA.
2. Dimensions "D1" and "E1" do NOT include mold flash protrusions or gate burrs.
3. Dimensions "D1" and "E1" include interterminal flash or protrusion. Interterminal flash or protrusion shall not exceed 0.25mm per side.

**Customer Service**
**Sales and Service:**

[sales@vgsemi.com](mailto:sales@vgsemi.com)

**Vanguard Semiconductor CO., LTD**

**TEL:** (86-755) -26902410

**FAX:** (86-755) -26907027

**WEB:** [www.vgsemi.com](http://www.vgsemi.com)