


## Features

- Enhancement mode
- Low RDS(on) to minimize conduction losses
- VitoMOS® II Technolog
- 100% Avalanche Tested, 100% Rg Tested

$V_{DS}$	30	V
$R_{DS(on),TYP} @ V_{GS}=10\text{ V}$	3.5	$\text{m}\Omega$
$R_{DS(on),TYP} @ V_{GS}=4.5\text{ V}$	5.8	$\text{m}\Omega$
$I_D$ (Wire bond Limited)	31	A



Part ID	Package Type	Marking	Packing
VS3614GE	PDFN3333	3614GE	5000PCS/Reel

## Maximum ratings, at $T_A = 25^\circ\text{C}$ , unless otherwise specified

Symbol	Parameter	Rating	Unit
$V(BR)DSS$	Drain-Source breakdown voltage	30	V
$V_{GS}$	Gate-Source voltage	$\pm 20$	V
$I_S$	Diode continuous forward current	28	A
$I_D$	Continuous drain current @ $V_{GS}=10\text{ V}$ (Wire bond limited)	31	A
$I_D$	Continuous drain current @ $V_{GS}=10\text{ V}$ (Wire bond limited)	31	A
$I_{DM}$	Pulse drain current tested ①	248	A
$I_{DSM}$	Continuous drain current @ $V_{GS}=10\text{ V}$	$T_c = 25^\circ\text{C}$	A
		$T_A = 70^\circ\text{C}$	A
$EAS$	Maximum Avalanche energy, single pulsed ②	64	mJ
$P_D$	Maximum power dissipation ③	$T_c = 25^\circ\text{C}$	W
		$T_c = 100^\circ\text{C}$	W
$P_{DSM}$	Maximum power dissipation ④	$T_A = 25^\circ\text{C}$	W
		$T_A = 70^\circ\text{C}$	W
$T_{STG,TJ}$	Storage and Junction Temperature Range	-55 to 150	$^\circ\text{C}$

## Thermal Characteristics

Symbol	Parameter	Typical	Max	Unit
$R_{\theta JC}$	Thermal Resistance, Junction-to-Case ⑤	3.7	4.4	$^\circ\text{C/W}$
$R_{\theta JA}$	Thermal Resistance, Junction-to-Ambient ⑥	46	55	$^\circ\text{C/W}$


## Electrical Characteristics

Symbol	Parameter	Condition	Min.	Typ.	Max.	Unit
<b>Static Electrical Characteristics @ <math>T_j=25^\circ\text{C}</math> (unless otherwise stated)</b>						
V(BR)DSS	Drain-Source Breakdown Voltage	$V_{GS}=0\text{V}, I_D=250\mu\text{A}$	30	--	--	V
IDSS	Zero Gate Voltage Drain Current( $T_j=25^\circ\text{C}$ )	$V_{DS}=30\text{V}, V_{GS}=0\text{V}$	--	--	1	$\mu\text{A}$
	Zero Gate Voltage Drain Current( $T_j=125^\circ\text{C}$ ) <sup>⑦</sup>	$V_{DS}=30\text{V}, V_{GS}=0\text{V}$	--	--	100	$\mu\text{A}$
IGSS	Gate-Body Leakage Current	$V_{GS}=\pm 20\text{V}, V_{DS}=0\text{V}$	--	--	$\pm 100$	nA
VGS(th)	Gate Threshold Voltage	$V_{DS}=V_{GS}, I_D=250\mu\text{A}$	1.2	1.7	2.3	V
RDS(on)	Drain-Source On-State Resistance <sup>⑧</sup>	$V_{GS}=10\text{V}, I_D=20\text{A}$	--	3.5	4.6	$\text{m}\Omega$
		( $T_j=100^\circ\text{C}$ ) <sup>⑦</sup>	--	4.6	--	$\text{m}\Omega$
RDS(on)	Drain-Source On-State Resistance <sup>⑧</sup>	$V_{GS}=4.5\text{V}, I_D=10\text{A}$	--	5.8	7.5	$\text{m}\Omega$
<b>Dynamic Electrical Characteristics @ <math>T_j = 25^\circ\text{C}</math> (unless otherwise stated)</b>						
Ciss	Input Capacitance <sup>⑦</sup>	$V_{DS}=15\text{V}, V_{GS}=0\text{V}, f=100\text{KHz}$	--	1070	--	pF
Coss	Output Capacitance <sup>⑦</sup>		--	505	--	pF
Crss	Reverse Transfer Capacitance <sup>⑦</sup>		--	85	--	pF
Rg	Gate Resistance	f=1MHz	--	0.9	--	$\Omega$
Qg(10V)	Total Gate Charge <sup>⑦</sup>	$V_{DS}=15\text{V}, I_D=20\text{A}, V_{GS}=10\text{V}$	--	23	--	nC
Qg(4.5V)	Total Gate Charge <sup>⑦</sup>		--	12	--	nC
Qgs	Gate-Source Charge <sup>⑦</sup>		--	3.5	--	nC
Qgd	Gate-Drain Charge <sup>⑦</sup>		--	5.9	--	nC
<b>Switching Characteristics <sup>⑦</sup></b>						
Td(on)	Turn-on Delay Time	$V_{DD}=15\text{V}, I_D=20\text{A}, R_G=3\Omega, V_{GS}=10\text{V}$	--	6.4	--	ns
Tr	Turn-on Rise Time		--	60	--	ns
Td(off)	Turn-Off Delay Time		--	19	--	ns
Tf	Turn-Off Fall Time		--	10	--	ns
<b>Source- Drain Diode Characteristics@ <math>T_j = 25^\circ\text{C}</math> (unless otherwise stated)</b>						
VSD	Forward on voltage	$I_{SD}=20\text{A}, V_{GS}=0\text{V}$	--	0.83	1	V
Trr	Reverse Recovery Time <sup>⑦</sup>	$V_{DD}=15\text{V}, I_{SD}=20\text{A}, V_{GS}=0\text{V}$ $dI/dt=100\text{A}/\mu\text{s}$	--	22	--	ns
Qrr	Reverse Recovery Charge <sup>⑦</sup>		--	8.8	--	nC


NOTE:

- ① Single pulse; pulse width  $\leq 100\mu\text{s}$ .
- ② This maximum value is based on starting  $T_j = 25^\circ\text{C}$ ,  $L = 0.5\text{mH}$ ,  $R_G = 25\Omega$ ,  $I_{AS} = 16\text{A}$ ,  $V_{GS} = 10\text{V}$ ; 100% FT tested at  $L = 0.5\text{mH}$ ,  $I_{AS} = 11\text{A}$ .
- ③ The power dissipation  $P_d$  is based on  $T_j(\text{max})$ , using junction-to-case thermal resistance  $R_{\theta JC}$ .
- ④ The power dissipation  $P_{dsm}$  is based on  $T_j(\text{max})$ , using junction-to-ambient thermal resistance  $R_{\theta JA}$ .
- ⑤ These tests are performed respectively with the device mounted on a 1 in2 pad and a minimum pad of 2oz. Copper FR-4 board in a still air environment with  $TA=25^\circ\text{C}$ , using Transient Dual Interface method to acquire  $R_{\theta JC}$ .
- ⑥ These tests are performed with the device mounted on 1 in2 FR-4 board with 2oz. Copper, in a still air environment with  $TA=25^\circ\text{C}$ .
- ⑦ Guaranteed by design, not subject to production testing.
- ⑧ Pulse width  $\leq 380\mu\text{s}$ ; duty cycles 2%.


## Typical Characteristics




**Fig1.** Typical Output Characteristics




**Fig2.** Typical  $V_{GS(TH)}$  Gate -Source Voltage Vs.  $T_j$




**Fig3.** Typical Transfer Characteristics



**Fig4.** Typical Normalized On-Resistance Vs.  $T_j$




**Fig5.** Typical On Resistance Vs Gate -Source Voltage




**Fig6.** Typical On Resistance Vs Drain Current


## Typical Characteristics




**Fig7.** Typical Source-Drain Diode Forward Voltage




**Fig8.** Maximum Safe Operating Area




**Fig9.** Typical Capacitance Vs. Drain-Source Voltage



**Fig10.** Typical Gate Charge Vs. Gate-Source Voltage




**Fig11.** Power Dissipation Vs. Case Temperature




**Fig12.** Maximum Drain Current Vs. Case Temperature

## Typical Characteristics




Tc - Case Temperature (°C)

**Fig13.** V(BR)DSS Vs. Case Temperature (°C)




Starting Tj Junction Temperature (°C)


**Fig14.** Maximum Avalanche Energy vs Temperature (°C)




**Fig15 .** Normalized Maximum Transient Thermal Impedance



**Fig16.** Unclamped Inductive Test Circuit and waveforms



**Fig17.** Switching Time Test Circuit and waveforms

**Marking Information**

 1<sup>st</sup> line: Vergiga Code (Vs)

 2<sup>nd</sup> line: Part Number (3614GE)


 3<sup>rd</sup> line: Date code (XXXYWW)

XXX: Wafer Lot Number Code , code changed with Lot Number

Y: Year Code , refer to table below

WW: Week Code (01 to 53)

Code	C	D	E	F	G	H	J	K	L	M	N	P	Q	R	S	T
Year	2015	2016	2017	2018	2019	2020	2021	2022	2023	2024	2025	2026	2027	2028	2029	2030

**PDFN3333 Package Outline Data**


Symbol	DIMENSIONS ( unit : mm )		
	Min	Typ	Max
<b>A</b>	0.70	0.75	0.80
<b>b</b>	0.25	0.30	0.35
<b>C</b>	0.10	0.15	0.25
<b>D</b>	3.25	3.35	3.45
<b>D1</b>	3.00	3.10	3.20
<b>D2</b>	1.48	1.58	1.68
<b>D3</b>	--	0.13	--
<b>E</b>	3.00	3.20	3.40
<b>E1</b>	3.00	3.10	3.20
<b>E2</b>	2.39	2.49	2.59
<b>e</b>	0.65 BSC		
<b>H</b>	0.30	0.39	0.50
<b>L</b>	0.30	0.40	0.50
<b>L1</b>	--	0.13	--
<b>θ</b>	--	10°	12°
<b>M</b>	*	*	0.15
* Not specified			

## 1Notes:

- Follow JEDEC MO-240 variation CA.
- Dimensions "D1" and "E1" do NOT include mold flash protrusions or gate burrs.
- Dimensions "D1" and "E1" include interterminal flash or protrusion. Interterminal flash or protrusion shall not exceed 0.25mm per side.