


Features

- N-Channel, 5V Logic Level Control
- Enhancement mode
- Low on-resistance $R_{DS(on)}$ @ $V_{GS}=4.5\text{ V}$
- 100% Avalanche test
- Pb-free lead plating; RoHS compliant


Halogen-Free

Part ID	Package Type	Marking	Tape and reel information
VS3622AS	SOP8	3622AS	3000PCS/Reel

V_{DS}	30	V
$R_{DS(on),TYP@ V_{GS}=10\text{ V}}$	8.4	mΩ
$R_{DS(on),TYP@ V_{GS}=4.5\text{ V}}$	12	mΩ
I_D	15	A



Maximum ratings, at $T_A=25^\circ\text{C}$, unless otherwise specified

Symbol	Parameter	Rating	Unit
$V_{(BR)DSS}$	Drain-Source breakdown voltage	30	V
I_S	Diode continuous forward current	$T_A=25^\circ\text{C}$ 2.6	A
I_D	Continuous drain current @ $V_{GS}=10\text{V}$	$T_A=25^\circ\text{C}$ 15	A
		$T_A=100^\circ\text{C}$ 10	A
I_{DM}	Pulse drain current tested ①	$T_A=25^\circ\text{C}$ 60	A
EAS	Avalanche energy, single pulsed ②	23	mJ
P_D	Maximum power dissipation	$T_A=25^\circ\text{C}$ 3.1	W
V_{GS}	Gate-Source voltage	± 20	V
MSL		Level 3	
$T_{STG} T_J$	Storage and operating temperature range	-55 to 150	$^\circ\text{C}$

Thermal Characteristics

Symbol	Parameter	Typical	Unit
$R_{\theta JL}$	Thermal Resistance-Junction to Lead	24	$^\circ\text{C/W}$
$R_{\theta JA}$	Thermal Resistance-Junction to Ambient	40	$^\circ\text{C/W}$

Symbol	Parameter	Condition	Min.	Typ.	Max.	Unit	
Static Electrical Characteristics @ T _j =25°C (unless otherwise stated)							
V _{(BR)DSS}	Drain-Source Breakdown Voltage	V _{GS} =0V, I _D =250μA	30	--	--	V	
I _{DSS}	Zero Gate Voltage Drain Current	V _{DS} =30V, V _{GS} =0V	--	--	1	uA	
	Zero Gate Voltage Drain Current(T _j =125°C)	V _{DS} =30V, V _{GS} =0V	--	--	100	uA	
I _{GSS}	Gate-Body Leakage Current	V _{GS} =±20V, V _{DS} =0V	--	--	±100	nA	
V _{GS(TH)}	Gate Threshold Voltage	V _{DS} =V _{GS} , I _D =250μA	1.3	1.9	2.4	V	
R _{DS(ON)}	Drain-Source On-State Resistance③	V _{GS} =10V, I _D =8A	--	8.4	11	mΩ	
R _{DS(ON)}	Drain-Source On-State Resistance③	V _{GS} =4.5V, I _D =6A	--	12	16	mΩ	
Dynamic Electrical Characteristics @ T _j = 25°C (unless otherwise stated)							
C _{iss}	Input Capacitance	V _{DS} =15V, V _{GS} =0V, f=1MHz	700	835	950	pF	
C _{oss}	Output Capacitance				135	200	pF
C _{rss}	Reverse Transfer Capacitance				105	200	pF
R _g	Gate Resistance	f=1MHz		3.9		Ω	
Q _g	Total Gate Charge	V _{DS} =15V, I _D =8A, V _{GS} =10V	--	17	--	nC	
Q _{gs}	Gate-Source Charge		--	4	--	nC	
Q _{gd}	Gate-Drain Charge		--	5	--	nC	
Switching Characteristics							
t _{d(on)}	Turn-on Delay Time	V _{DD} =15V, I _D =8A, R _G =3.0Ω, V _{GS} =10V	--	6.5	--	nS	
t _r	Turn-on Rise Time		--	11.2	--	nS	
t _{d(off)}	Turn-Off Delay Time		--	20.7	--	nS	
t _f	Turn-Off Fall Time		--	5.3	--	nS	
Source- Drain Diode Characteristics@ T _j = 25°C (unless otherwise stated)							
V _{SD}	Forward on voltage	I _{SD} =8A, V _{GS} =0V	--	0.8	1.2	V	
t _{rr}	Reverse Recovery Time	T _j =25°C, I _{sd} =8A, V _{GS} =0V	--	20	--	nS	
Q _{rr}	Reverse Recovery Charge	di/dt=100A/μs		11.5		nC	

NOTE:

- ① Repetitive rating; pulse width limited by max. junction temperature.
- ② Limited by T_{jmax} , starting $T_j = 25^{\circ}\text{C}$, $L = 0.5\text{mH}$, $R_G = 25\Omega$, $I_{AS} = 8A$, $V_{GS} = 10V$. Part not recommended for use above this value
- ③ Pulse width $\leq 300\mu s$; duty cycle $\leq 2\%$.

Typical Characteristics




Fig1. Typical Output Characteristics




Fig2. $V_{GS(TH)}$ Gate-Source Voltage Vs. T_j




Fig3. Typical Transfer Characteristics




Fig4. Normalized On-Resistance Vs. T_j




Fig5. Typical Source-Drain Diode Forward Voltage




Fig6. Maximum Safe Operating Area

Typical Characteristics




Fig7. Typical Capacitance Vs. Drain-Source Voltage




Fig8. Typical Gate Charge Vs. Gate-Source Voltage




Fig9. Normalized Maximum Transient Thermal Impedance




Fig10. Unclamped Inductive Test Circuit and waveforms





Fig11. Switching Time Test Circuit and waveforms

Marking Information

1st line: Company Code (Vs), Company Logo


2nd line: Part Number (3622AS)

3rd line: Date code (XXXYWW)

LOT: Wafer Lot Number

Y: Year Code, e.g. E means 2017

WW: Week Code

SOP8 Package Outline Data


Label	Dimensions (unit: mm)		
	Min	Typ	Max
A	--	--	1.75
A ₁	0.10	0.18	0.25
A ₂	1.25	1.35	1.50
A ₃	--	0.25	--
b _p	0.36	0.42	0.51
c	0.19	0.22	0.25
D	4.80	4.92	5.00
E	3.80	3.90	4.00
e	--	1.27	--
H _E	5.80	6.00	6.20
L	--	1.05	--
L _p	0.40	0.68	1.00
Q	0.60	0.65	0.725
v	--	0.25	--
w	--	0.25	--
y	--	0.10	--
Z	0.30	0.50	0.70
θ	0°		8°

Notes:

- Follow JEDEC MS-012.
- Dimension "D" does NOT include mold flash, protrusions or gate burrs. Mold flash, protrusions or gate burrs shall not exceed 0.15mm per side.
- Dimension "E" does NOT include interlead flash or protrusion. Interlead flash or protrusion shall not exceed 0.25mm per side.
- Dimension "b_p" does NOT include dambar protrusion. Allowable dambar protrusion shall be 0.1mm total in excess of "b_p" dimension at maximum material condition. The dambar cannot be located on the lower radius of the foot.

Customer Service
Sales and Service:
sales@vgsemi.com
Vanguard Semiconductor CO., LTD
TEL: (86-755) -26902410

FAX: (86-755) -26907027

WEB: www.vgsemi.com