


Features

- Dual Asymmetric N-Channel
- VitoMOS® II Technology
- 100% Avalanche Tested, 100% Rg Tested

V_{DS}	30	30	V
$R_{DS(on),TYP@ V_{GS}=10 V}$	8.2	4.9	mΩ
$R_{DS(on),TYP@ V_{GS}=4.5V}$	12	7.7	mΩ
$I_D(\text{Wire bond Limited})$	24	36	A



Part ID	Package Type	Marking	Packing
VS3647DB	DFN3x3	3647DB	5000pcs/Reel

Maximum ratings, at T_A = 25°C, unless otherwise specified

Symbol	Parameter		Rating		Unit
			Q1	Q2	
V(BR)DSS	Drain-Source breakdown voltage		30	30	V
VGS	Gate-Source voltage		±20	±20	V
IS	Diode continuous forward current	T _C =25°C	14	23	A
ID	Continuous drain current @VGS=10V((Wire bond Limited)	T _C =25°C	24	36	A
	Continuous drain current @VGS=10V((Silicon Limited)	T _C =100°C	20	32	A
IDM	Pulse drain current tested ①	T _C =25°C	128	204	A
IDSM	Continuous drain current @VGS=10V	T _A =25°C	10	14	A
		T _A =70°C	8	11	A
EAS	Avalanche energy, single pulsed ②		49	64	mJ
PD	Maximum power dissipation ③	T _C =25°C	17	27	W
PDSM	Maximum power dissipation ④	T _A =25°C	1.7	2.1	W
TSTG,TJ	Storage and Junction Temperature Range		-55 to 150	-55 to 150	°C

Thermal Characteristics

Symbol	Parameter	Typical		Max		Unit
		Q1	Q2	Q1	Q2	
RθJC	Thermal Resistance, Junction-to-Case ⑤	6.1	3.9	7.3	4.7	°C/W
RθJA	Thermal Resistance, Junction-to-Ambient ⑥	60	50	72	60	°C/W

Q1-Channel Electrical Characteristics

Symbol	Parameter	Condition	Min	Typ	Max	Unit
Static Electrical Characteristics @ T _J = 25°C (unless otherwise stated)						
V(BR)DSS	Drain-Source Breakdown Voltage	V _{GS} =0V, I _D =250μA	30	--	--	V
I _{DSS}	Zero Gate Voltage Drain Current(T _J =25°C)	V _{DS} =30V,V _{GS} =0V	--	--	1	μA
	Zero Gate Voltage Drain Current(T _J =125°C)⑦	V _{DS} =30V,V _{GS} =0V	--	--	100	μA
I _{GSS}	Gate-Body Leakage Current	V _{GS} =±20V,V _{DS} =0V	--	--	±100	nA
V _{GS(th)}	Gate Threshold Voltage	V _{DS} =V _{GS} ,I _D =250μA	1.0	1.5	2.1	V
R _{DS(on)}	Drain-Source On-State Resistance ⑧	V _{GS} =10V, I _D =13A	--	8.2	11	mΩ
		V _{GS} =4.5V, I _D =10A	--	12	16	mΩ
Dynamic Electrical Characteristics @ T _J = 25°C (unless otherwise stated)						
C _{iss}	Input Capacitance ⑦	V _{DS} =15V,V _{GS} =0V, f=1MHz	--	420	--	pF
C _{oss}	Output Capacitance ⑦		--	315	--	pF
C _{rss}	Reverse Transfer Capacitance ⑦		--	10	--	pF
R _g	Gate Resistance	f=1MHz	--	1.3	--	Ω
Q _g (10V)	Total Gate Charge ⑦	V _{DS} =15V,I _D =13A, V _{GS} =10V	--	7.6	--	nC
Q _g (4.5V)	Total Gate Charge ⑦		--	3.7	--	nC
Q _{gs}	Gate Source Charge ⑦		--	1.5	--	nC
Q _{gd}	Gate Drain Charge ⑦		--	1.2	--	nC
Switching Characteristics ⑦						
T _{d(on)}	Turn on Delay Time	V _{DD} =15V, I _D =13A, R _G =3Ω, V _{GS} =10V	--	4.4	--	ns
T _r	Turn on Rise Time		--	39	--	ns
T _{d(off)}	Turn Off Delay Time		-	10	--	ns
T _f	Turn Off Fall Time		--	2.2	--	ns
Source Drain Diode Characteristics						
V _{SD}	Forward on voltage	I _{SD} =13A,V _{GS} =0V	--	0.8	1.2	V
T _{rr}	Reverse Recovery Time ⑦	V _{DD} =15V, I _{sd} =13A, V _{GS} =0V di/dt=100A/μs	--	14	--	ns
Q _{rr}	Reverse Recovery Charge ⑦		--	3.5	--	nC

NOTE:

① Single pulse; pulse width ≤ 100μs.

② Q1: EAS of 49mJ is based on starting T_J = 25°C, L = 0.5mH, R_G = 25Ω, I_{AS} = 14A, V_{GS} = 10V; 100% FT tested at L = 0.5mH, I_{AS} = 8A.

Q2: EAS of 64mJ is based on starting T_J = 25°C, L = 0.5mH, R_G = 25Ω, I_{AS} = 16A, V_{GS} = 10V; 100% FT tested at L = 0.5mH, I_{AS} = 9A.

③ The power dissipation Pd is based on T_J(max), using junction-to-case thermal resistance RθJC.

④ The power dissipation Pdsm is based on T_J(max), using junction-to-ambient thermal resistance RθJA.

⑤ These tests are performed respectively with the device mounted on a 1 in2 pad and a minimum pad of 2oz. Copper FR-4 board in a still air environment with TA=25°C, using Transient Dual Interface method to acquire RθJC.

⑥ These tests are performed with the device mounted on 1 in2 FR-4 board with 2oz. Copper, in a still air environment with TA=25°C.

⑦ Guaranteed by design, not subject to production testing.

⑧ Pulse width ≤ 380μs; duty cycles ≤ 2%.

Q2-Channel Electrical Characteristics

Symbol	Parameter	Condition	Min	Typ	Max	Unit
Static Electrical Characteristics @ T _J = 25°C (unless otherwise stated)						
V(BR)DSS	Drain-Source Breakdown Voltage	V _{GS} =0V, I _D =250μA	30	--	--	V
IDSS	Zero Gate Voltage Drain Current t(T _J =25°C)	V _{DS} =30V,V _{GS} =0V	--	--	1	μA
	Zero Gate Voltage Drain Current t(T _J =125°C)⑦	V _{DS} =30V,V _{GS} =0V	--	--	100	μA
IGSS	Gate-Body Leakage Current	V _{GS} =±20V,V _{DS} =0V	--	--	±100	nA
VGS(th)	Gate Threshold Voltage	V _{DS} =V _{GS} ,I _D =250μA	1.2	1.7	2.3	V
RDS(on)	Drain-Source On-State Resistance ⑧	V _{GS} =10V, I _D =15A	--	4.9	6.4	mΩ
		V _{GS} =4.5V, I _D =10A	--	7.7	10	mΩ
Dynamic Electrical Characteristics @ T _J = 25°C (unless otherwise stated)						
Ciss	Input Capacitance ⑦	V _{DS} =15V,V _{GS} =0V, f=1MHz	--	835	--	pF
Coss	Output Capacitance ⑦		--	540	--	pF
Crss	Reverse Transfer Capacitance ⑦		--	60	--	pF
Rg	Gate Resistance	f=1MHz	--	1.9	--	Ω
Qg(10V)	Total Gate Charge ⑦	V _{DS} =15V,I _D =15A, V _{GS} =10V	--	15	--	nC
Qg(4.5V)	Total Gate Charge ⑦		--	7.6	--	nC
Qgs	Gate Source Charge ⑦		--	2.7	--	nC
Qgd	Gate Drain Charge ⑦		--	3	--	nC
Switching Characteristics ⑦						
Td(on)	Turn on Delay Time	V _{DD} =15V, I _D =15A, R _G =3Ω, V _{GS} =10V	--	5.6	--	ns
Tr	Turn on Rise Time		--	44	--	ns
Td(off)	Turn Off Delay Time		-	15	--	ns
Tf	Turn Off Fall Time		--	7.2	--	ns
Source Drain Diode Characteristics						
VSD	Forward on voltage	I _{SD} =15A,V _{GS} =0V	--	0.8	1.2	V
Trr	Reverse Recovery Time ⑦	V _{DD} =15V, I _{sd} =15A, V _{GS} =0V	--	19	--	ns
Qrr	Reverse Recovery Charge ⑦	di/dt=100A/μs	--	5.3	--	nC

NOTE:

① Single pulse; pulse width ≤ 100μs.

② Q1: EAS of 49mJ is based on starting T_J = 25°C, L = 0.5mH, R_G = 25Ω, I_{AS} = 14A, V_{GS}=10V; 100% FT tested at L = 0.5mH, I_{AS} = 8A.

Q2: EAS of 64mJ is based on starting T_J = 25°C, L = 0.5mH, R_G = 25Ω, I_{AS} = 16A, V_{GS}=10V; 100% FT tested at L = 0.5mH, I_{AS} = 9A.

③ The power dissipation Pd is based on T_J(max), using junction-to-case thermal resistance RθJC.

④ The power dissipation PdsM is based on T_J(max), using junction-to-ambient thermal resistance RθJA.

⑤ These tests are performed respectively with the device mounted on a 1 in2 pad and a minimum pad of 2oz. Copper FR-4 board in a still air environment with TA=25°C, using Transient Dual Interface method to acquire RθJC.

⑥ These tests are performed with the device mounted on 1 in2 FR-4 board with 2oz. Copper, in a still air environment with TA=25°C.

⑦ Guaranteed by design, not subject to production testing.

⑧ Pulse width ≤ 380μs; duty cycles ≤ 2%.

Q1-Channel Typical Characteristics




Fig1. Typical Output Characteristics




Fig2. Typical $V_{GS(TH)}$ Gate-Source Voltage Vs. T_j




Fig3. Typical Transfer Characteristics




Fig4. Typical Normalized On-Resistance Vs. T_j




Fig5. Typical On Resistance Vs Gate-Source Voltage




Fig6. Typical On Resistance Vs Drain Current

Q1-Channel Typical Characteristics




Fig7. Typical Source-Drain Diode Forward Voltage




Fig8. Maximum Safe Operating Area




Fig9. Typical Capacitance Vs. Drain-Source Voltage




Fig10. Typical Gate Charge Vs. Gate-Source Voltage




Fig11. Power Dissipation Vs. Case Temperature




Fig12. Maximum Drain Current Vs. Case Temperature

Q1-Channel Typical Characteristics




Fig13 . Normalized Maximum Transient Thermal Impedance




Fig14. Unclamped Inductive Test Circuit and waveforms











Fig15. Switching Time Test Circuit and waveforms

Q2-Channel Typical Characteristics


Fig1. Typical Output Characteristics

Fig2. Typical $V_{GS(TH)}$ Gate-Source Voltage Vs. T_j

Fig3. Typical Transfer Characteristics

Fig4. Typical Normalized On-Resistance Vs. T_j

Fig5. Typical On Resistance Vs Gate-Source Voltage

Fig6. Typical On Resistance Vs Drain Current

Q2-Channel Typical Characteristics




Fig7. Typical Source-Drain Diode Forward Voltage




Fig8. Maximum Safe Operating Area




Fig9. Typical Capacitance Vs. Drain-Source Voltage




Fig10. Typical Gate Charge Vs. Gate-Source Voltage




Fig11. Power Dissipation Vs. Case Temperature




Fig12. Maximum Drain Current Vs. Case Temperature

Q2-Channel Typical Characteristics




Fig13 . Normalized Maximum Transient Thermal Impedance




Fig14. Unclamped Inductive Test Circuit and waveforms






Fig15. Switching Time Test Circuit and waveforms



Marking Information


1st line: Vergiga Code (Vs)

2nd line: Part Number (3647DB)


3rd line: Date code (XXXYWW)

XXX: Wafer Lot Number Code, code changed with Lot Number

Y: Year Code, refer to table below

WW: Week Code (01 to 53)

Code	C	D	E	F	G	H	J	K	L	M	N	P	Q	R	S	T
Year	2015	2016	2017	2018	2019	2020	2021	2022	2023	2024	2025	2026	2027	2028	2029	2030

DFN3x3 Package Outline Data


Symbol	Dimensions (unit: mm)		
	Min	Typ	Max
A	0.70	0.75	0.80
A1	0.00	--	0.05
b	0.35	0.40	0.45
D	2.90	3.00	3.10
D1	0.40	0.50	0.60
D2	0.85	0.95	1.05
E	2.90	3.00	3.10
E1	2.20	2.30	2.40
E2	2.20	2.325	2.45
e	0.55	0.65	0.75
K	0.15	0.25	0.35
K1	0.25	0.35	0.45
L	0.27	--	0.40

Customer Service
Sales and Service:
sales@vgsemi.com
Vergiga Semiconductor CO., LTD
TEL: (86-755) -26902410

FAX: (86-755) -26907027

WEB: www.vergiga.com