

Features



- Enhancement mode
- Ultra low on-resistance
- VitoMOS® II Technology
- Fast Switching and High efficiency
- 100% Avalanche Tested, 100% Rg Tested



Part ID	Package Type	Marking	Packing
VS4802GPMT	PDFN5x6	4802GPM	3000pcs/Reel

V_{DS}	40	V
$R_{DS(on),TYP@ V_{GS}=10V}$	0.7	mΩ
$R_{DS(on),TYP@ V_{GS}=4.5V}$	1.1	mΩ
$I_D(\text{Silicon Limited})$	215	A
$I_D(\text{Package Limited})$	200	A

PDFN5x6



Maximum ratings, at $T_A=25^\circ\text{C}$, unless otherwise specified

Symbol	Parameter		Rating	Unit
$V_{(BR)DSS}$	Drain-Source breakdown voltage		40	V
V_{GS}	Gate-Source voltage		± 20	V
I_S	Diode continuous forward current	$T_C = 25^\circ\text{C}$	62	A
I_D	Continuous drain current @ $V_{GS}=10V$ (Silicon limited)	$T_C = 25^\circ\text{C}$	215	A
I_D	Continuous drain current @ $V_{GS}=10V$ (Silicon limited)	$T_C = 100^\circ\text{C}$	136	A
I_D	Continuous drain current @ $V_{GS}=10V$ (Wire bond limited)	$T_C = 25^\circ\text{C}$	200	A
I_{DM}	Pulse drain current tested ①	$T_C = 25^\circ\text{C}$	860	A
I_{DSM}	Continuous drain current @ $V_{GS}=10V$	$T_A = 25^\circ\text{C}$	40	A
		$T_A = 70^\circ\text{C}$	32	A
E_{AS}	Avalanche energy, single pulsed ②		1156	mJ
P_D	Maximum power dissipation ③	$T_C = 25^\circ\text{C}$	74	W
		$T_C = 100^\circ\text{C}$	29	W
P_{DSM}	Maximum power dissipation ④	$T_A = 25^\circ\text{C}$	2.6	W
		$T_A = 70^\circ\text{C}$	1.7	W
$T_{STG,TJ}$	Storage and Junction Temperature Range		-55 to 150	$^\circ\text{C}$

Thermal Characteristics

Symbol	Parameter	Typical	Max	Unit
$R_{\theta JC}$	Thermal Resistance, Junction-to-Case ⑤	1.4	1.7	$^\circ\text{C/W}$
$R_{\theta JA}$	Thermal Resistance, Junction-to-Ambient ⑥	40	48	$^\circ\text{C/W}$

Electrical Characteristics

Symbol	Parameter	Condition	Min.	Typ.	Max.	Unit
Static Electrical Characteristics @ T _j = 25°C (unless otherwise stated)						
V(BR)DSS	Drain-Source Breakdown Voltage	V _{GS} =0V, I _D =250μA	40	--	--	V
I _{DSS}	Zero Gate Voltage Drain Current(T _J =25°C)	V _{DS} =40V,V _{GS} =0V	--	--	1	μA
	Zero Gate Voltage Drain Current(T _J =125°C)⑦	V _{DS} =40V,V _{GS} =0V	--	--	100	μA
I _{GSS}	Gate-Body Leakage Current	V _{GS} =±20V,V _{DS} =0V	--	--	±100	nA
V _{GS(th)}	Gate Threshold Voltage	V _{DS} =V _{GS} ,I _D =250μA	1.3	1.8	2.4	V
R _{DS(on)}	Drain-Source On-State Resistance ⑧	V _{GS} =10V, I _D =40A	--	0.7	1.0	mΩ
		T _J =100°C ⑦	--	0.9	--	mΩ
R _{DS(on)}	Drain-Source On-State Resistance ⑧	V _{GS} =4.5V, I _D =30A	--	1.1	1.5	mΩ
Dynamic Electrical Characteristics @ T _J = 25°C (unless otherwise stated)						
C _{iss}	Input Capacitance ⑦	V _{DS} =20V,V _{GS} =0V, f=1MHz	--	9090	--	pF
C _{oss}	Output Capacitance ⑦		--	1925	--	pF
C _{rss}	Reverse Transfer Capacitance ⑦		--	200	--	pF
R _g	Gate Resistance	f=1MHz	--	4	--	Ω
Q _g (10V)	Total Gate Charge ⑦	V _{DS} =20V,I _D =40A, V _{GS} =10V	--	153	--	nC
Q _g (4.5V)	Total Gate Charge ⑦		--	77	--	nC
Q _{gs}	Gate-Source Charge ⑦		--	26	--	nC
Q _{gd}	Gate-Drain Charge ⑦		--	32	--	nC
Switching Characteristics ⑦						
T _{d(on)}	Turn-on Delay Time	V _{DD} =20V, I _D =40A, R _G =3Ω, V _{GS} =10V	--	11	--	ns
T _r	Turn-on Rise Time		--	88	--	ns
T _{d(off)}	Turn-Off Delay Time		--	162	--	ns
T _f	Turn-Off Fall Time		--	96	--	ns
Source- Drain Diode Characteristics@ T _J = 25°C (unless otherwise stated)						
V _{SD}	Forward on voltage	I _{SD} =40A,V _{GS} =0V	--	0.8	1.2	V
T _{rr}	Reverse Recovery Time ⑦	I _{sd} =40A, V _{GS} =0V di/dt=100A/μs	--	51	--	ns
Q _{rr}	Reverse Recovery Charge ⑦		--	34	--	nC

NOTE:

- ① Single pulse; pulse width ≤ 100μs.
- ② EAS of 1156mJ is based on starting T_j = 25°C, L = 0.5mH, R_G = 25Ω, I_{AS} = 68A, V_{GS} = 10V; 100% FT tested at L = 0.5mH, I_{AS} = 37A.
- ③ The power dissipation Pd is based on T_j(max), using junction-to-case thermal resistance RθJC.
- ④ The power dissipation Pdsm is based on T_j(max), using junction-to-ambient thermal resistance RθJA.
- ⑤ These tests are performed respectively with the device mounted on a 1 in2 pad and a minimum pad of 2oz. Copper FR-4 board in a still air environment with TA=25°C, using Transient Dual Interface method to acquire RθJC.
- ⑥ These tests are performed with the device mounted on 1 in2 FR-4 board with 2oz. Copper, in a still air environment with TA=25°C.
- ⑦ Guaranteed by design, not subject to production testing.
- ⑧ Pulse width ≤ 380μs; duty cycle ≤ 2%.

Typical Characteristics




Fig1. Typical Output Characteristics




Fig2. Typical $V_{GS(TH)}$ Gate-Source Voltage Vs. T_J




Fig3. Typical Transfer Characteristics




Fig4. Typical Normalized On-Resistance Vs. T_J




Fig5. Typical On Resistance Vs Gate-Source Voltage




Fig6. Typical On Resistance Vs Drain Current

Typical Characteristics




Fig7. Typical Source-Drain Diode Forward Voltage




Fig8. Maximum Safe Operating Area




Fig9. Typical Capacitance Vs. Drain-Source Voltage




Fig10. Typical Gate Charge Vs. Gate-Source Voltage




Fig11. Power Dissipation Vs. Case Temperature




Fig12. Maximum Drain Current Vs. Case Temperature

Typical Characteristics




Fig13 . Normalized Maximum Transient Thermal Impedance




Fig14. Unclamped Inductive Test Circuit and waveforms





Fig15. Switching Time Test Circuit and waveforms

Marking Information



1st line: Vergiga Code (Vs), Vergiga Logo

2nd line: Part Number (4802GPM)



3rd line: Date code (XXXYWW)

XXX: Wafer Lot Number Code, code changed with Lot Number

Y: Year Code, refer to table below

WW: Week Code (01 to 53)

Code	C	D	E	F	G	H	J	K	L	M	N	P	Q	R	S	T
Year	2015	2016	2017	2018	2019	2020	2021	2022	2023	2024	2025	2026	2027	2028	2029	2030

PDFN5x6-SE Package Outline Data


Symbol	DIMENSIONS (unit : mm)		
	Min	Typ	Max
A	0.90	1.00	1.10
b	0.35	0.40	0.45
C	0.21	0.25	0.34
D	--	--	5.10
D1	4.80	4.90	5.00
D2	3.91	4.01	4.11
e	1.27 BSC		
E	5.90	6.00	6.10
E1	5.70	5.75	5.80
E2	3.375	3.475	3.575
H	0.55	0.65	0.75
K	1.29	--	--
L	0.55	0.65	0.75



Notes:

- 1.Refer to JEDEC MO-240 variation AA.
- 2.Dimensions "D1" and "E1" do NOT include mold flash protrusions or gate burrs.
- 3.Dimensions "D1" and "E1" include interterminal flash or protrusion. Interterminal flash or protrusion shall not exceed 0.25mm per side.

Customer Service
Sales and Service:
sales@vgsemi.com
Vergiga Semiconductor CO., LTD
TEL: (86-755) -26902410

FAX: (86-755) -26907027

WEB: www.vergiga.com

PDFN5x6-E Package Outline Data


Symbol	DIMENSIONS (unit : mm)		
	Min	Typ	Max
A	1.00	1.10	1.20
b	0.30	0.40	0.50
C	0.154	0.254	0.354
D	--	--	5.69
D1	5.05	5.25	5.45
D2	3.80	4.10	4.25
e	1.17	1.27	1.37
E	5.95	6.15	6.35
E1	5.66	5.86	6.06
E2	3.52	3.72	3.92
H	0.40	0.50	0.60
K	1.34 REF		
L	0.30	0.60	0.70

Notes:

- 1.Refer to JEDEC MO-240 variation AA.
- 2.Dimensions "D1" and "E1" do NOT include mold flash protrusions or gate burrs.
- 3.Dimensions "D1" and "E1" include interterminal flash or protrusion. Interterminal flash or protrusion shall not exceed 0.25mm per side.

Customer Service
Sales and Service:
sales@vgsemi.com
Vergiga Semiconductor CO., LTD
TEL: (86-755) -26902410

FAX: (86-755) -26907027

WEB: www.vergiga.com