


Features

- N-Channel, 5V Logic Level Control
- Enhancement mode
- Very low on-resistance $R_{DS(on)}$ @ $V_{GS}=4.5\text{ V}$
- VitoMOS® Technology
- 100% Avalanche Tested
- Pb-free lead plating; RoHS compliant



Part ID	Package Type	Marking	Tape and reel information
VS5812AD	TO-252	5812AD	2500pcs/Reel



Maximum ratings, at $T_j=25\text{ }^\circ\text{C}$, unless otherwise specified

Symbol	Parameter		Rating	Unit
$V_{(BR)DSS}$	Drain-Source breakdown voltage		55	V
I_s	Diode continuous forward current	$T_c=25\text{ }^\circ\text{C}$	50	A
I_D	Continuous drain current@ $V_{GS}=10\text{V}$	$T_c=25\text{ }^\circ\text{C}$	50	A
		$T_c=100\text{ }^\circ\text{C}$	36	A
I_{DM}	Pulse drain current tested ①	$T_c=25\text{ }^\circ\text{C}$	200	A
EAS	Avalanche energy, single pulsed ②		40	mJ
P_D	Maximum power dissipation	$T_c=25\text{ }^\circ\text{C}$	51	W
V_{GS}	Gate-Source voltage		± 20	V
$T_{STG} T_J$	Storage and operating temperature range		-55 to 175	$^\circ\text{C}$

Thermal Characteristics

Symbol	Parameter	Typical	Unit
$R_{\theta JC}$	Thermal Resistance-Junction to Case	2.95	$^\circ\text{C/W}$
$R_{\theta JA}$	Thermal Resistance-Junction to Ambient	100	$^\circ\text{C/W}$



Symbol	Parameter	Condition	Min.	Typ.	Max.	Unit
Static Electrical Characteristics @ $T_j = 25^\circ\text{C}$ (unless otherwise stated)						
$V_{(\text{BR})\text{DSS}}$	Drain-Source Breakdown Voltage	$V_{\text{GS}}=0\text{V}, I_{\text{D}}=250\mu\text{A}$	55	--	--	V
I_{DSS}	Zero Gate Voltage Drain Current	$V_{\text{DS}}=55\text{V}, V_{\text{GS}}=0\text{V}$	--	--	1	μA
	Zero Gate Voltage Drain Current($T_j=125^\circ\text{C}$)	$V_{\text{DS}}=55\text{V}, V_{\text{GS}}=0\text{V}$	--	--	100	μA
I_{GSS}	Gate-Body Leakage Current	$V_{\text{GS}}=\pm 20\text{V}, V_{\text{DS}}=0\text{V}$	--	--	± 100	nA
$V_{\text{GS}(\text{TH})}$	Gate Threshold Voltage	$V_{\text{DS}}=V_{\text{GS}}, I_{\text{D}}=250\mu\text{A}$	1.0	--	2.5	V
$R_{\text{DS}(\text{ON})}$	Drain-Source On-State Resistance ^③	$V_{\text{GS}}=10\text{V}, I_{\text{D}}=15\text{A}$	--	9.5	13	$\text{m}\Omega$
$R_{\text{DS}(\text{ON})}$	Drain-Source On-State Resistance ^③	$V_{\text{GS}}=4.5\text{V}, I_{\text{D}}=10\text{A}$	--	13.5	17	$\text{m}\Omega$
Dynamic Electrical Characteristics @ $T_j = 25^\circ\text{C}$ (unless otherwise stated)						
C_{iss}	Input Capacitance	$V_{\text{DS}}=30\text{V}, V_{\text{GS}}=0\text{V}, f=1\text{MHz}$	830	1030	1230	pF
C_{oss}	Output Capacitance		55	105	155	pF
C_{rss}	Reverse Transfer Capacitance		45	85	125	pF
R_g	Gate Resistance	f=1MHz		3.5		Ω
Q_g	Total Gate Charge	$V_{\text{DS}}=30\text{V}, I_{\text{D}}=15\text{A}, V_{\text{GS}}=10\text{V}$	--	23	--	nC
Q_{gs}	Gate-Source Charge		--	5	--	nC
Q_{gd}	Gate-Drain Charge		--	5.2	--	nC
Switching Characteristics						
$t_{\text{d}(\text{on})}$	Turn-on Delay Time	$V_{\text{DD}}=30\text{V}, I_{\text{D}}=15\text{A}, R_{\text{G}}=6.8\Omega, V_{\text{GS}}=10\text{V}$	--	15	--	nS
t_r	Turn-on Rise Time		--	11	--	nS
$t_{\text{d}(\text{off})}$	Turn-Off Delay Time		--	43	--	nS
t_f	Turn-Off Fall Time		--	8	--	nS
Source- Drain Diode Characteristics@ $T_j = 25^\circ\text{C}$ (unless otherwise stated)						
V_{SD}	Forward on voltage	$I_{\text{SD}}=15\text{A}, V_{\text{GS}}=0\text{V}$	--	0.8	1.2	V
t_{rr}	Reverse Recovery Time	$T_j=25^\circ\text{C}, I_{\text{sd}}=15\text{A}, \frac{di}{dt}=500\text{A}/\mu\text{s}$	--	21	--	nS
Q_{rr}	Reverse Recovery Charge			90		nC

NOTE:

- ① Repetitive rating; pulse width limited by max. junction temperature.
- ② Limited by $T_{j\text{max}}$, starting $T_j = 25^\circ\text{C}$, $L = 0.5\text{mH}$, $R_g = 25\Omega$, $I_{AS} = 10\text{A}$, $V_{GS} = 10\text{V}$. Part not recommended for use above this value
- ③ Pulse width $\leq 300\mu\text{s}$; duty cycle $\leq 2\%$.



Typical Characteristics




Fig1. Typical Output Characteristics




Fig2. $V_{GS(TH)}$ Gate-Source Voltage Vs. T_j




Fig3. Typical Transfer Characteristics




Fig4. Normalized On-Resistance Vs. T_j




Fig5. Typical Source-Drain Diode Forward Voltage




Fig6. Maximum Safe Operating Area



Typical Characteristics




Fig7. Typical Capacitance Vs.Drain-Source Voltage




Fig8. Typical Gate Charge Vs.Gate-Source Voltage




Fig9 . Normalized Maximum Transient Thermal Impedance




Fig10. Unclamped Inductive Test Circuit and waveforms





Fig11. Switching Time Test Circuit and waveforms



TO-252 Package Outline Data



Symbol	Dimensions (unit: mm)		
	Min	Typ	Max
A	2.20	2.30	2.38
A ₁	0.46	0.50	0.63
b	0.64	0.76	0.89
b ₁	0.77	0.85	1.14
b ₂	5.00	5.33	5.46
c	0.458	0.508	0.558
D ₁	5.98	6.10	6.223
D ₂	5.21	--	--
E	6.40	6.60	6.731
E ₁	4.40	--	--
e	2.286 BSC		
e ₁	--	4.57	--
H _D	9.40	10.00	10.40
L	2.743 REF		
L ₁	1.40	1.52	1.77
L ₂	0.50	0.80	1.01
w	--	0.20	--
y	--	--	0.20

Notes:

1. Refer to JEDEC TO-252 variation AA
2. Dimension "E" does NOT include mold flash, protrusions or gate burrs. Mold flash, protrusions or gate burrs shall not exceed 0.1524mm per side.
3. Dimension "D₁" does NOT include interlead flash or protrusion. Interlead flash or protrusion shall not exceed 0.1524mm per end.

Customer Service

Sales and Service:

sales@vgsemi.com

Vanguard Semiconductor CO., LTD

TEL: (86-755) -26902410

FAX: (86-755) -26907027

WEB: www.vgsemi.com