



Features

- P-Channel
- Enhancement mode
- Fast Switching
- Pb-free lead plating; RoHS compliant

V_{DS}	-100	V
$R_{DS(on),max} @ V_{GS}=-10V$	480	m Ω
$R_{DS(on),max} @ V_{GS}=-4.5V$	510	m Ω
I_D	-1.3	A



SOT23



Part ID	Package Type	Marking	Tape and reel information
VSC600P10MS	SOT23	1P2	3000pcs/reel

Maximum ratings, at $T_A = 25^\circ\text{C}$, unless otherwise specified

Symbol	Parameter	Rating	Unit
$V_{(BR)DSS}$	Drain-Source breakdown voltage	-100	V
V_{GS}	Gate-Source voltage	± 20	V
I_S	Diode continuous forward current	$T_A = 25^\circ\text{C}$ -0.8	A
I_D	Continuous drain current @ $V_{GS} = -10V$	$T_A = 25^\circ\text{C}$ -1.3	A
		$T_A = 70^\circ\text{C}$ -1	A
I_{DM}	Pulse drain current tested ①	$T_A = 25^\circ\text{C}$ -5.2	A
P_D	Maximum power dissipation	$T_A = 25^\circ\text{C}$ 1	W
T_{STG}, T_J	Storage and operating temperature range	-55 to 150	$^\circ\text{C}$
Thermal Characteristics			
$R_{\theta JL}$	Thermal Resistance, Junction-to-Lead	80	$^\circ\text{C/W}$
$R_{\theta JA}$	Thermal Resistance, Junction-to-Ambient	125	$^\circ\text{C/W}$

Electrical Characteristics

Symbol	Parameter	Condition	Min.	Typ.	Max.	Unit
Static Electrical Characteristics @ T_j = 25°C (unless otherwise stated)						
V _{(BR)DSS}	Drain-Source Breakdown Voltage	V _{GS} =0V, I _D =-250μA	-100	--	--	V
I _{DSS}	Zero Gate Voltage Drain Current(T _j =25°C)	V _{DS} =-100V, V _{GS} =0V	--	--	1	μA
	Zero Gate Voltage Drain Current(T _j =125°C)	V _{DS} =-100V, V _{GS} =0V	--	--	100	μA
I _{GSS}	Gate-Body Leakage Current	V _{GS} =±20V, V _{DS} =0V	--	--	±100	nA
V _{GS(th)}	Gate Threshold Voltage	V _{DS} =V _{GS} , I _D =-250μA	-1.0	-2.0	-3.0	V
R _{DS(on)}	Drain-Source On-State Resistance ^②	V _{GS} =-10V, I _D =-1.3A	--	480	600	mΩ
		V _{GS} =-4.5V, I _D =-1A	--	510	650	mΩ
Dynamic Electrical Characteristics @ T_j = 25°C (unless otherwise stated)						
C _{iss}	Input Capacitance	V _{DS} =-30V, V _{GS} =0V, f=1MHz	440	515	590	pF
C _{oss}	Output Capacitance		20	25	30	pF
C _{rss}	Reverse Transfer Capacitance		10	15	20	pF
Q _{g(-10V)}	Total Gate Charge	V _{DS} =-50V, I _D =-1A, V _{GS} =-10V	--	11	--	nC
Q _{g(-4.5V)}	Total Gate Charge		--	5.3	--	nC
Q _{gs}	Gate-Source Charge		--	1.7	--	nC
Q _{gd}	Gate-Drain Charge		--	2	--	nC
Switching Characteristics						
T _{d(on)}	Turn-on Delay Time	V _{DD} =-50 V, I _D =-1A, R _G =2.7Ω, V _{GS} =-10V	--	6.4	--	ns
T _r	Turn-on Rise Time		--	3.4	--	ns
T _{d(off)}	Turn-Off Delay Time		--	40	--	ns
T _f	Turn-Off Fall Time		--	31	--	ns
Source- Drain Diode Characteristics @ T_j = 25°C (unless otherwise stated)						
V _{SD}	Forward on voltage	I _{SD} =-1A, V _{GS} =0V	--	-0.8	-1.2	V
T _{rr}	Reverse Recovery Time	T _j =25°C, I _{sd} =-1A, V _{GS} =0V	--	22	--	ns
Q _{rr}	Reverse Recovery Charge	di/dt=-100A/μs	--	20	--	nC

NOTE:

- ① Repetitive rating; pulse width limited by max junction temperature.
 ② Pulse width ≤ 380μs; duty cycle ≤ 2%.



Typical Characteristics




Fig1. Typical Output Characteristics




Fig2. $V_{GS(TH)}$ Gate-Source Voltage Vs. T_j




Fig3. Typical Transfer Characteristics




Fig4. Normalized On-Resistance Vs. T_j




Fig5. Typical Source-Drain Diode Forward Voltage




Fig6. Maximum Safe Operating Area

Typical Characteristics




Fig7. Typical Capacitance Vs.Drain-Source Voltage




Fig8. Typical Gate Charge Vs.Gate-Source Voltage




Fig9. Normalized Maximum Transient Thermal Impedance




Fig10. Unclamped Inductive Test Circuit and waveforms





Fig11. Switching Time Test Circuit and waveforms



Marking Information




1P2: Part Number

YM: Date Code, Y means assembly year (e.g. E=2017, F=2018, G=2019, H=2020, etc),

M means assembly month (e.g. 9=September, O=October, N=November, D=December, etc)



SOT23 Package Outline Data



Label	DIMENSIONS (unit: mm)		
	Min	Typ	Max
A	0.90	1.03	1.10
A ₁	0.01	0.05	0.10
b _p	0.38	0.42	0.48
c	0.09	0.13	0.15
D	2.80	2.92	3.00
E	1.20	1.33	1.40
e	--	1.90	--
e ₁	--	0.95	--
H _E	2.10	2.40	2.50
L _p	0.40	0.50	0.60
Q	0.45	0.49	0.55
v	--	0.20	--
w	--	0.10	--

Notes:

1. Follow JEDEC TO-236, variation AB.
2. Dimension "D" does NOT include mold flash, protrusions or gate burrs. Mold flash, protrusions or gate burrs shall not exceed 0.25mm per side.
3. Dimension "E" does NOT include interlead flash or protrusion. Interlead flash or protrusion shall not exceed 0.25mm per side.

Customer Service

Sales and Service:

sales@vgsemi.com

Vanguard Semiconductor CO., LTD

TEL: (86-755) -26902410

FAX: (86-755) -26907027

WEB: www.vgsemi.com