


Features

- Enhancement mode
- Low RDS(on) to minimize conduction losses
- VitoMOS® II Technology
- Optimized Qg, Qgd, and Qgd/Qgs ratio to minimize switching losses
- 100% Avalanche Tested, 100% Rg Tested

V_{DS}	40	V
$R_{DS(on),TYP@ V_{GS}=10V}$	1.6	mΩ
$R_{DS(on),TYP@ V_{GS}=4.5V}$	2.8	mΩ
$I_D(\text{Package Limited})$	40	A



Part ID	Package Type	Marking	Packing
VSE003N04MS-G	PDFN3333	003N04M	5000PCS/Reel



Maximum ratings, at $T_A = 25^\circ\text{C}$, unless otherwise specified

Symbol	Parameter		Rating	Unit
$V_{(BR)DSS}$	Drain-Source breakdown voltage		40	V
V_{GS}	Gate-Source voltage		± 20	V
I_S	Diode continuous forward current (Package limited)	$T_C = 25^\circ\text{C}$	40	A
I_D	Continuous drain current @ $V_{GS}=10V$ (Package limited)	$T_C = 25^\circ\text{C}$	40	A
I_D	Continuous drain current @ $V_{GS}=10V$ (Package limited)	$T_C = 100^\circ\text{C}$	40	A
I_{DM}	Pulse drain current tested ①	$T_C = 25^\circ\text{C}$	448	A
I_{DSM}	Continuous drain current @ $V_{GS}=10V$	$T_A = 25^\circ\text{C}$	25	A
		$T_A = 70^\circ\text{C}$	20	A
E_{AS}	Maximum Avalanche energy, single pulsed ②		196	mJ
P_D	Maximum power dissipation ③	$T_C = 25^\circ\text{C}$	45	W
		$T_C = 100^\circ\text{C}$	18	W
P_{DSM}	Maximum power dissipation ④	$T_A = 25^\circ\text{C}$	2.3	W
		$T_A = 70^\circ\text{C}$	1.5	W
T_{STG}, T_J	Storage and Junction Temperature Range		-55 to 150	$^\circ\text{C}$

Thermal Characteristics

Symbol	Parameter	Typical	Max	Unit
$R_{\theta JC}$	Thermal Resistance, Junction-to-Case ⑤	2.3	2.8	$^\circ\text{C/W}$
$R_{\theta JA}$	Thermal Resistance, Junction-to-Ambient ⑥	46	55	$^\circ\text{C/W}$

Electrical Characteristics

Symbol	Parameter	Condition	Min.	Typ.	Max.	Unit
Static Electrical Characteristics @ T _j =25°C (unless otherwise stated)						
V(BR)DSS	Drain-Source Breakdown Voltage	V _{GS} =0V, I _D =250μA	40	--	--	V
I _{DSS}	Zero Gate Voltage Drain Current(T _j =25°C)	V _{DS} =40V,V _{GS} =0V	--	--	1	μA
	Zero Gate Voltage Drain Current(T _j =125°C)⑦	V _{DS} =40V,V _{GS} =0V	--	--	100	μA
I _{GSS}	Gate-Body Leakage Current	V _{GS} =±20V,V _{DS} =0V	--	--	±100	nA
V _{GS(th)}	Gate Threshold Voltage	V _{DS} =V _{GS} ,I _D =250μA	1.2	1.7	2.3	V
R _{DS(on)}	Drain-Source On-State Resistance ⑧	V _{GS} =10V, I _D =30A	--	1.6	2.1	mΩ
		(T _j =100°C)⑦	--	2.2	--	mΩ
R _{DS(on)}	Drain-Source On-State Resistance ⑧	V _{GS} =4.5V, I _D =20A	--	2.8	3.6	mΩ
Dynamic Electrical Characteristics @ T _j = 25°C (unless otherwise stated)						
C _{iss}	Input Capacitance ⑦	V _{DS} =20V,V _{GS} =0V, f=100KHz	--	2805	--	pF
C _{oss}	Output Capacitance ⑦		--	850	--	pF
C _{rss}	Reverse Transfer Capacitance ⑦		--	55	--	pF
R _g	Gate Resistance	f=1MHz	--	3.6	--	Ω
Q _g (10V)	Total Gate Charge ⑦	V _{DS} =20V,I _D =30A, V _{GS} =10V	--	43	--	nC
Q _g (4.5V)	Total Gate Charge ⑦		--	21	--	nC
Q _{gs}	Gate-Source Charge ⑦		--	8.7	--	nC
Q _{gd}	Gate-Drain Charge ⑦		--	5.9	--	nC
Switching Characteristics ⑦						
T _d (on)	Turn-on Delay Time	V _{DD} =20V, I _D =30A, R _G =3Ω, V _{GS} =10V	--	7	--	ns
T _r	Turn-on Rise Time		--	60	--	ns
T _d (off)	Turn-Off Delay Time		--	51	--	ns
T _f	Turn-Off Fall Time		--	26	--	ns
Source- Drain Diode Characteristics@ T _j = 25°C (unless otherwise stated)						
V _{SD}	Forward on voltage	I _{SD} =30A,V _{GS} =0V	--	0.77	1	V
T _{rr}	Reverse Recovery Time ⑦	V _{DD} =30V, I _{sd} =30A, V _{GS} =0V	--	38	--	ns
Q _{rr}	Reverse Recovery Charge ⑦	di/dt=100A/μs	--	25	--	nC

NOTE:

- ① Single pulse; pulse width ≤ 100μs.
- ② This maximum value is based on starting T_j = 25°C, L = 0.5mH, R_G = 25Ω, I_{AS} = 28A, V_{GS}=10V; 100% FT tested at L = 0.5mH, I_{AS} = 19A.
- ③ The power dissipation P_d is based on T_j(max), using junction-to-case thermal resistance R_{θJC}.
- ④ The power dissipation P_{dsm} is based on T_j(max), using junction-to-ambient thermal resistance R_{θJA}.
- ⑤ These tests are performed respectively with the device mounted on a 1 in2 pad and a minimum pad of 2oz. Copper FR-4 board in a still air environment with TA=25°C, using Transient Dual Interface method to acquire R_{θJC}.
- ⑥ These tests are performed with the device mounted on 1 in2 FR-4 board with 2oz. Copper, in a still air environment with TA=25°C.
- ⑦ Guaranteed by design, not subject to production testing.
- ⑧ Pulse width ≤ 380μs; duty cycles 2%.

Typical Characteristics




Fig1. Typical Output Characteristics




Fig2. Typical V_{GS(TH)} Gate-Source Voltage Vs. T_j




Fig3. Typical Transfer Characteristics




Fig4. Typical Normalized On-Resistance Vs. T_j




Fig5. Typical On Resistance Vs Gate-Source Voltage




Fig6. Typical On Resistance Vs Drain Current

Typical Characteristics




Fig7. Typical Source-Drain Diode Forward Voltage




Fig8. Maximum Safe Operating Area




Fig9. Typical Capacitance Vs. Drain-Source Voltage




Fig10. Typical Gate Charge Vs. Gate-Source Voltage




Fig11. Power Dissipation Vs. Case Temperature




Fig12. Maximum Drain Current Vs. Case Temperature

Typical Characteristics




Fig13 . Normalized Maximum Transient Thermal Impedance




Fig14. Unclamped Inductive Test Circuit and waveforms







Fig15. Switching Time Test Circuit and waveforms



Marking Information



1st line: Vergiga Code (Vs)

2nd line: Part Number (003N04M)


3rd line: Date code (XXXYWW)

XXX: Wafer Lot Number Code , code changed with Lot Number

Y: Year Code , refer to table below

WW: Week Code (01 to 53)

Code	C	D	E	F	G	H	J	K	L	M	N	P	Q	R	S	T
Year	2015	2016	2017	2018	2019	2020	2021	2022	2023	2024	2025	2026	2027	2028	2029	2030

PDFN3333 Package Outline Data


Symbol	DIMENSIONS (unit : mm)		
	Min	Typ	Max
A	0.700	0.750	0.800
A1	--	--	0.050
b	0.144	1.520	0.202
c	0.250	0.300	0.350
d	0.65 BSC		
D	2.950	3.050	3.150
D1	2.390	2.490	2.590
D2	--	--	0.125
E	2.950	3.050	3.150
E1	3.200	3.300	3.400
E2	1.700	1.800	1.900
L	0.300	0.400	0.500
L1	0.300	0.400	0.500

Note:

1. Follow JEDEC MO-240 variation CA.
2. Dimensions "D" and "E" do NOT include mold flash protrusions or gate burrs.
3. Dimensions "D" and "E" include interterminal flash or protrusion. Interterminal flash or protrusion shall not exceed 0.25mm per side.