


Features

- N+P Channel
- Enhancement mode
- Very low on-resistance
- Fast Switching
- Pb-free lead plating; RoHS compliant



Part ID	Package Type	Marking	Tape and reel information
VSO030C04MC	SOP8	030C04MC	3000pcs/Reel



Absolute Maximum Ratings

Symbol	Parameter	Rating		Unit
		NMOS	PMOS	
Common Ratings (T_c=25°C Unless Otherwise Noted)				
V _{GS}	Gate-Source Voltage	±20	±20	V
V _{(BR)DSS}	Drain-Source Breakdown Voltage	40	-40	V
T _J	Maximum Junction Temperature①	150		°C
T _{STG}	Storage Temperature Range	-50 to 150		°C
I _S	Diode Continuous Forward Current	T _A =25°C		A
		2.4	-2.4	
Mounted on Large Heat Sink				
I _{DM}	Pulse Drain Current Tested②	T _A =25°C		A
		32	-24	
I _D	Continuous Drain Current	T _A =25°C		A
		8	-6	
		T _A =100°C		
		4.7	-3.5	
P _D	Power dissipation for Dual Operation	T _A =25°C		W
		2		
R _{θJL}	Thermal Resistance-Junction to Lead	50		°C/W
R _{θJA}	Thermal Resistance Junction-Ambient	62.5		°C/W

N-Channel Electrical Characteristics

Symbol	Parameter	Condition	Min	Typ	Max	Unit
Static Electrical Characteristics @ T_J = 25°C (unless otherwise stated)						
V _{(BR)DSS}	Drain-Source Breakdown Voltage	V _{GS} =0V, I _D =250μA	40	--	--	V
I _{DSS}	Zero Gate Voltage Drain Current(T _A =25°C)	V _{DS} =40V, V _{GS} =0V	--	--	1	μA
	Zero Gate Voltage Drain Current(T _A =125°C)	V _{DS} =40V, V _{GS} =0V	--	--	100	μA
I _{GSS}	Gate-Body Leakage Current	V _{GS} =±20V, V _{DS} =0V	--	--	±100	nA
V _{GS(TH)}	Gate Threshold Voltage	V _{DS} =V _{GS} , I _D =250μA	1.8	2.3	3.2	V
R _{DS(ON)}	Drain-Source On-State Resistance②	V _{GS} =10V, I _D =5A	--	18	25	mΩ
		V _{GS} =4.5V, I _D =3A	--	24	30	mΩ
Dynamic Electrical Characteristics @ T_J = 25°C (unless otherwise stated)						
C _{iss}	Input Capacitance	V _{DS} =20V, V _{GS} =0V, f=1MHz	--	840	--	pF
C _{oss}	Output Capacitance		--	90	--	pF
C _{rss}	Reverse Transfer Capacitance		--	75	--	pF
R _g	Gate Resistance	f=1MHz	--	1.7	--	Ω
Q _g	Total Gate Charge	V _{DS} =20V, I _D =4A, V _{GS} =10V	--	12	--	nC
Q _{gs}	Gate Source Charge		--	2.3	--	nC
Q _{gd}	Gate Drain Charge		--	3.9	--	nC
Switching Characteristics						
t _{d(on)}	Turn on Delay Time	V _{DD} =20V, I _D =4A, R _G =3.3Ω, V _{GS} =10V	--	7	--	nS
t _r	Turn on Rise Time		--	12	--	nS
t _{d(off)}	Turn Off Delay Time		-	21	--	nS
t _f	Turn Off Fall Time		--	9	--	nS
Source Drain Diode Characteristics						
V _{SD}	Forward on voltage	I _{SD} =5A, V _{GS} =0V	--	0.82	1.2	V
t _{rr}	Reverse Recovery Time	T _J =25°C, I _{sd} =4A, V _{GS} =0V	--	33	--	nS
Q _{rr}	Reverse Recovery Charge	di/dt=-100A/μs	--	20	--	nC

P-Channel Electrical Characteristics

Symbol	Parameter	Condition	Min	Typ	Max	Unit
Static Electrical Characteristics @ T_J = 25°C (unless otherwise stated)						
V _{(BR)DSS}	Drain-Source Breakdown Voltage	V _{GS} =0V, I _D =-250μA	-40	--	--	V
I _{DSS}	Zero Gate Voltage Drain Current(T _A =25°C)	V _{DS} =-40V, V _{GS} =0V	--	--	-1	μA
	Zero Gate Voltage Drain Current(T _A =125°C)	V _{DS} =-40V, V _{GS} =0V	--	--	-100	μA
I _{GSS}	Gate-Body Leakage Current	V _{GS} =±20V, V _{DS} =0V	--	--	±100	nA
V _{GS(TH)}	Gate Threshold Voltage	V _{DS} =V _{GS} , I _D =-250μA	-1.0	-1.7	-2.5	V
R _{DS(ON)}	Drain-Source On-State Resistance②	V _{GS} =-10V, I _D =-5A	--	32	40	mΩ
		V _{GS} =-4.5V, I _D =-3A	--	38	45	mΩ
Dynamic Electrical Characteristics @ T_J = 25°C (unless otherwise stated)						
C _{iss}	Input Capacitance	V _{DS} =-20V, V _{GS} =0V, f=1MHz	--	1520	--	pF
C _{oss}	Output Capacitance		--	155	--	pF
C _{rss}	Reverse Transfer Capacitance		--	110	--	pF
R _g	Gate Resistance	f=1MHz	--	24	--	Ω
Q _g	Total Gate Charge	V _{DS} =-20V, I _D =-3A, V _{GS} =-10V	--	29	--	nC
Q _{gs}	Gate Source Charge		--	5	--	nC
Q _{gd}	Gate Drain Charge		--	11	--	nC
Switching Characteristics						
t _{d(on)}	Turn on Delay Time	V _{DD} =-20V, I _D =-3A, R _G =3.3Ω, V _{GS} =-10V	--	13	--	ns
t _r	Turn on Rise Time		--	38	--	ns
t _{d(off)}	Turn Off Delay Time		-	67	--	ns
t _f	Turn Off Fall Time		--	21	--	ns
Source Drain Diode Characteristics						
V _{SD}	Forward on voltage	I _{SD} =-5A, V _{GS} =0V	--	-0.83	-1.2	V
t _{rr}	Reverse Recovery Time	T _J =25°C, I _{sd} =-3A, V _{GS} =0V	--	49	--	nS
Q _{rr}	Reverse Recovery Charge	di/dt=-100A/μs	--	35	--	nC

Notes: ① Repetitive rating; pulse width limited by max. junction temperature.

② Pulse width ≤ 300μs; duty cycles ≤ 2%.

N-Channel Typical Characteristics




Fig1. Typical Output Characteristics




Fig2. $V_{GS(TH)}$ Gate-Source Voltage Vs. T_j




Fig3. Typical Transfer Characteristics




Fig4. Normalized On-Resistance Vs. T_j




Fig5. Typical Source-Drain Diode Forward Voltage




Fig6. Maximum Safe Operating Area

N-Channel Typical Characteristics




Fig7. Typical Capacitance Vs.Drain-Source Voltage




Fig8. Typical Gate Charge Vs.Gate-Source Voltage




Fig 9 .Normalized Maximum Transient Thermal Impedance




Fig10. Unclamped Inductive Test Circuit and waveforms




Fig11. Switching Time Test Circuit and waveforms

P-Channel Typical Characteristics




Fig1. Typical Output Characteristics




Fig2. $V_{GS(TH)}$ Gate -Source Voltage Vs. T_j




Fig3. Typical Transfer Characteristics




Fig4. Normalized On-Resistance Vs. T_j




Fig5. Typical Source-Drain Diode Forward Voltage




Fig6. Maximum Safe Operating Area

P-Channel Typical Characteristics




Fig7. Typical Capacitance Vs.Drain-Source Voltage




Fig8. Typical Gate Charge Vs.Gate-Source Voltage




Fig9. Normalized Maximum Transient Thermal Impedance




Fig10. Unclamped Inductive Test Circuit and Waveforms






Fig11. Switching Time Test Circuit and waveforms

Marking Information



1st line: Company Code (Vs), Company Logo

2nd line: Part Number (030C04M)


3rd line: Date code (XXXYWW)

XXX: Wafer Lot Number

Y: Year Code, e.g. E means 2017

WW: Week Code

SOP8 Package Outline Data



Label	Dimensions (unit: mm)		
	Min	Typ	Max
A	--	--	1.75
A ₁	0.10	0.18	0.25
A ₂	1.25	1.35	1.50
A ₃	--	0.25	--
b _p	0.36	0.42	0.51
c	0.19	0.22	0.25
D	4.80	4.92	5.00
E	3.80	3.90	4.00
e	--	1.27	--
H _E	5.80	6.00	6.20
L	--	1.05	--
L _p	0.40	0.68	1.00
Q	0.60	0.65	0.725
v	--	0.25	--
w	--	0.25	--
y	--	0.10	--
Z	0.30	0.50	0.70
θ	0°		8°

Notes:

1. Follow JEDEC MS-012.
2. Dimension "D" does NOT include mold flash, protrusions or gate burrs. Mold flash, protrusions or gate burrs shall not exceed 0.15mm per side.
3. Dimension "E" does NOT include interlead flash or protrusion. Interlead flash or protrusion shall not exceed 0.25mm per side.
4. Dimension "b_p" does NOT include dambar protrusion. Allowable dambar protrusion shall be 0.1mm total in excess of "b_p" dimension at maximum material condition. The dambar cannot be located on the lower radius of the foot.

Customer Service

Sales and Service:

sales@vgsemi.com

Vanguard Semiconductor CO., LTD

TEL: (86-755) -26902410

FAX: (86-755) -26907027

WEB: www.vgsemi.com