


Features

- N+P Channel
- Enhancement mode
- Very low on-resistance
- Fast Switching
- Pb-free lead plating; RoHS compliant

V_{DS}	30	-30	V
$R_{DS(on),TYP} @ V_{GS}=\pm 10\text{ V}$	18	25	$\text{m}\Omega$
$R_{DS(on),TYP} @ V_{GS}=\pm 4.5\text{ V}$	24	30	$\text{m}\Omega$
I_D	8	-7.6	A


Halogen-Free


Part ID	Package Type	Marking	Tape and reel information
VSO035M03MD	SOP8	035M03MD	3000pcs/Reel

Absolute Maximum Ratings

Symbol	Parameter	Rating		Unit	
		NMOS	PMOS		
Common Ratings ($T_c=25^\circ\text{C}$ Unless Otherwise Noted)					
V_{GS}	Gate-Source Voltage	± 16	± 16	V	
$V_{(BR)DSS}$	Drain-Source Breakdown Voltage	30	-30	V	
T_J	Maximum Junction Temperature①	150		$^\circ\text{C}$	
T_{STG}	Storage Temperature Range	-50 to 150		$^\circ\text{C}$	
I_S	Diode Continuous Forward Current	$T_A=25^\circ\text{C}$	8	-7.6	A

Mounted on Large Heat Sink

I_{DM}	Pulse Drain Current Tested②	$T_A=25^\circ\text{C}$	32	-30	A
I_D	Continuous Drain Current	$T_A=25^\circ\text{C}$	8	-7.6	A
		$T_A=100^\circ\text{C}$	5	-4.8	
P_D	Power dissipation for Dual Operation	$T_A=25^\circ\text{C}$	2.5		W
$R_{\theta JC}$	Thermal Resistance-Junction to Case		40	$^\circ\text{C}/\text{W}$	
$R_{\theta JA}$	Thermal Resistance Junction-Ambient		50	$^\circ\text{C}/\text{W}$	



N-Channel Electrical Characteristics

Symbol	Parameter	Condition	Min	Typ	Max	Unit
Static Electrical Characteristics @ $T_J = 25^\circ\text{C}$ (unless otherwise stated)						
$V_{(\text{BR})\text{DSS}}$	Drain-Source Breakdown Voltage	$V_{\text{GS}}=0\text{V}, I_{\text{D}}=250\mu\text{A}$	30	--	--	V
I_{DSS}	Zero Gate Voltage Drain Current($T_A = 25^\circ\text{C}$)	$V_{\text{DS}}=30\text{V}, V_{\text{GS}}=0\text{V}$	--	--	1	μA
	Zero Gate Voltage Drain Current($T_A = 125^\circ\text{C}$)	$V_{\text{DS}}=30\text{V}, V_{\text{GS}}=0\text{V}$	--	--	100	μA
I_{GSS}	Gate-Body Leakage Current	$V_{\text{GS}}=\pm 16\text{V}, V_{\text{DS}}=0\text{V}$	--	--	± 100	nA
$V_{\text{GS}(\text{TH})}$	Gate Threshold Voltage	$V_{\text{DS}}=V_{\text{GS}}, I_{\text{D}}=250\mu\text{A}$	0.6	1.2	1.8	V
$R_{\text{DS}(\text{ON})}$	Drain-Source On-State Resistance②	$V_{\text{GS}}=10\text{V}, I_{\text{D}}=8\text{A}$	--	18	22	$\text{m}\Omega$
		$V_{\text{GS}}=4.5\text{V}, I_{\text{D}}=5\text{A}$	--	24	30	$\text{m}\Omega$
		$V_{\text{GS}}=3.3\text{V}, I_{\text{D}}=3\text{A}$	--	28	35	$\text{m}\Omega$

Dynamic Electrical Characteristics @ $T_J = 25^\circ\text{C}$ (unless otherwise stated)

C_{iss}	Input Capacitance	$V_{\text{DS}}=15\text{V}, V_{\text{GS}}=0\text{V}, f=1\text{MHz}$	--	415	--	pF
C_{oss}	Output Capacitance		--	75	--	pF
C_{rss}	Reverse Transfer Capacitance		--	60	--	pF
Q_g	Total Gate Charge	$V_{\text{DS}}=15\text{V}, I_{\text{D}}=5\text{A}, V_{\text{GS}}=10\text{V}$	--	15	--	nC
Q_{gs}	Gate Source Charge		--	3	--	nC
Q_{gd}	Gate Drain Charge		--	5	--	nC

Switching Characteristics

$t_{\text{d}(\text{on})}$	Turn on Delay Time	$V_{\text{DD}}=15\text{V}, I_{\text{D}}=3.5\text{A}, R_{\text{G}}=3.3\Omega, V_{\text{GS}}=10\text{V}$	--	6	--	nS
t_r	Turn on Rise Time		--	9	--	nS
$t_{\text{d}(\text{off})}$	Turn Off Delay Time		-	20	--	nS
t_f	Turn Off Fall Time		--	5	--	nS

Source Drain Diode Characteristics

V_{SD}	Forward on voltage	$I_{\text{SD}}=8\text{A}, V_{\text{GS}}=0\text{V}$	--	0.86	1.3	V
t_{rr}	Reverse Recovery Time	$T_J=25^\circ\text{C}, I_{\text{SD}}=5\text{A}, V_{\text{GS}}=0\text{V}$	--	16.7	--	nS
Q_{rr}	Reverse Recovery Charge		--	18.8	--	nC

Notes: ① Repetitive rating; pulse width limited by max. junction temperature.

②Pulse width $\leq 300\mu\text{s}$; duty cycle $\leq 2\%$.



P-Channel Electrical Characteristics

Symbol	Parameter	Condition	Min	Typ	Max	Unit
Static Electrical Characteristics @ $T_J = 25^\circ\text{C}$ (unless otherwise stated)						
$V_{(\text{BR})\text{DSS}}$	Drain-Source Breakdown Voltage	$V_{\text{GS}}=0\text{V}$ $I_D=-250\mu\text{A}$	-30	--	--	V
I_{DSS}	Zero Gate Voltage Drain Current($T_A = 25^\circ\text{C}$)	$V_{\text{DS}}=-30\text{V}$, $V_{\text{GS}}=0\text{V}$	--	--	-1	μA
	Zero Gate Voltage Drain Current($T_A = 125^\circ\text{C}$)	$V_{\text{DS}}=-30\text{V}$, $V_{\text{GS}}=0\text{V}$	--	--	-100	μA
I_{GSS}	Gate-Body Leakage Current	$V_{\text{GS}}=\pm 16\text{V}$, $V_{\text{DS}}=0\text{V}$	--	--	± 100	nA
$V_{\text{GS}(\text{TH})}$	Gate Threshold Voltage	$V_{\text{DS}}=V_{\text{GS}}$, $I_D=-250\mu\text{A}$	-0.6	-1.2	-1.8	V
$R_{\text{DS}(\text{ON})}$	Drain-Source On-State Resistance②	$V_{\text{GS}}=-10\text{V}$, $I_D=-6\text{A}$	--	25	30	$\text{m}\Omega$
		$V_{\text{GS}}=-4.5\text{V}$, $I_D=-5\text{A}$	--	30	35	$\text{m}\Omega$
		$V_{\text{GS}}=-3.3\text{V}$, $I_D=-3\text{A}$	--	33	40	$\text{m}\Omega$
Dynamic Electrical Characteristics @ $T_J = 25^\circ\text{C}$ (unless otherwise stated)						
C_{iss}	Input Capacitance	$V_{\text{DS}}=-15\text{V}$, $V_{\text{GS}}=0\text{V}$, $f=1\text{MHz}$	--	1090	--	pF
C_{oss}	Output Capacitance		--	140	--	pF
C_{rss}	Reverse Transfer Capacitance		--	100	--	pF
Q_g	Total Gate Charge	$V_{\text{DS}}=-15\text{V}$, $I_D=-5\text{A}$, $V_{\text{GS}}=-10\text{V}$	--	21	--	nC
Q_{gs}	Gate Source Charge		--	3.5	--	nC
Q_{gd}	Gate Drain Charge		--	9	--	nC
Switching Characteristics						
$t_{\text{d(on)}}$	Turn on Delay Time	$V_{\text{DD}}=-15\text{V}$, $I_D=-5\text{A}$, $R_G=3.3\Omega$, $V_{\text{GS}}=-10\text{V}$	--	10	--	ns
t_r	Turn on Rise Time		--	7	--	ns
$t_{\text{d(off)}}$	Turn Off Delay Time		-	26	--	ns
t_f	Turn Off Fall Time		--	15	--	ns
Source Drain Diode Characteristics						
V_{SD}	Forward on voltage	$I_{\text{SD}}=-1\text{A}$, $V_{\text{GS}}=0\text{V}$	--	-0.71	-1.3	V
t_{rr}	Reverse Recovery Time	$T_J=25^\circ\text{C}$, $I_{\text{SD}}=-5\text{A}$, $V_{\text{GS}}=0\text{V}$ $dI/dt=-100\text{A}/\mu\text{s}$	--	25	--	nS
Q_{rr}	Reverse Recovery Charge		--	17	--	nC

Notes: ① Repetitive rating; pulse width limited by max. junction temperature.

② Pulse width $\leq 300\mu\text{s}$; duty cycle $\leq 2\%$.



N-Channel Typical Characteristics




Fig1. Typical Output Characteristics




Fig2. Normalized Threshold Voltage Vs. Temperature




Fig3. Typical Transfer Characteristics




Fig4. Normalized On-Resistance Vs. Temperature




Fig5. Typical Source-Drain Diode Forward Voltage




Fig6. Maximum Safe Operating Area



N-Channel Typical Characteristics




Fig 7. Typical Capacitance Vs. Drain-Source Voltage




Fig 8. Typical Gate Charge Vs. Gate-Source




Fig 9 .Normalized Maximum Transient Thermal Impedance




Fig 10. Unclamped Inductive Test Circuit and waveforms




Fig 11. Switching Time Test Circuit and waveforms



P-Channel Typical Characteristics




Fig1. Typical Output Characteristics




Fig3. Typical Transfer Characteristics




Fig5. Typical Source-Drain Diode Forward Voltage




Fig2. Threshold Voltage Vs. Temperature




Fig4. Normalized On-Resistance Vs. Temperature




Fig6. Maximum Safe Operating Area



P-Channel Typical Characteristics




Fig7. Typical Capacitance Vs.Drain-Source




Fig8. Typical Gate Charge Vs.Gate-Source




Fig9. Normalized Maximum Transient Thermal Impedance (Note F)




Fig10. Unclamped Inductive Test Circuit and Waveforms





Fig11. Switching Time Test Circuit and waveforms

Marking Information



1st line: Company Code (Vs), Company Logo

2nd line: Part Number (035M03M)

3rd line: Date code (XXXYWW)


 XXX: Wafer Lot Number

 Y: Year Code, e.g. E means 2017

 WW: Week Code



SOP8 Package Outline Data



Label	Dimensions (unit: mm)		
	Min	Typ	Max
A	--	--	1.75
A ₁	0.10	0.18	0.25
A ₂	1.25	1.35	1.50
A ₃	--	0.25	--
b _p	0.36	0.42	0.51
c	0.19	0.22	0.25
D	4.80	4.92	5.00
E	3.80	3.90	4.00
e	--	1.27	--
H _E	5.80	6.00	6.20
L	--	1.05	--
L _p	0.40	0.68	1.00
Q	0.60	0.65	0.725
v	--	0.25	--
w	--	0.25	--
y	--	0.10	--
z	0.30	0.50	0.70
θ	0°		8°

Notes:

- Follow JEDEC MS-012.
- Dimension "D" does NOT include mold flash, protrusions or gate burrs. Mold flash, protrusions or gate burrs shall not exceed 0.15mm per side.
- Dimension "E" does NOT include interlead flash or protrusion. Interlead flash or protrusion shall not exceed 0.25mm per side.
- Dimension "bp" does NOT include dambar protrusion. Allowable dambar protrusion shall be 0.1mm total in excess of "bp" dimension at maximum material condition. The dambar cannot be located on the lower radius of the foot.

Customer Service

Sales and Service:

sales@vgsemi.com

Vanguard Semiconductor CO., LTD

TEL: (86-755) -26902410

FAX: (86-755) -26907027

WEB: www.vgsemi.com