Features

- N+P Channel
- Enhancement mode
- Very low on-resistance
- Fast Switching
- Pb-free lead plating; RoHS compliant

V_{DS}	60	-60	V
$R_{DS(on),TYP}$@ V_{GS}=±10 V	70	75	mΩ
$R_{DS(on),TYP}$@ V_{GS}=±4.5V	85	90	mΩ
I_D	4.5	-4.5	A

Pb-Free RoHS Halogen-Free

SOP8



Part ID	Package Type	Marking	Tape and reel information
VSO100M06MD	SOP8	100M06MD	3000pcs/Reel

Absolute Maximum Ratings

Symbol	Parameter		Rating		Unit
			NMOS	PMOS	
Common Ratings (T_C=25°C Unless Otherwise Noted)					
V_{GS}	Gate-Source Voltage		±16	±16	V
$V_{(BR)DSS}$	Drain-Source Breakdown Voltage		60	-60	V
T_J	Maximum Junction Temperature①		150		°C
T_{STG}	Storage Temperature Range		-50 to 150		°C
I_S	Diode Continuous Forward Current	T_A=25°C	4.5	-4.5	A
Mounted on Large Heat Sink					
I_{DM}	Pulse Drain Current Tested②	T_A=25°C	18	-18	A
I_D	Continuous Drain Current	T_A=25°C	4.5	-4.5	A
		T_A=100°C	2.9	-2.9	
P_D	Power dissipation for Dual Operation	T_A=25°C	2.5		W
$R_{\theta JC}$	Thermal Resistance-Junction to Case		40		°C/W
$R_{\theta JA}$	Thermal Resistance Junction-Ambient		50		°C/W

N-Channel Electrical Characteristics

Symbol	Parameter	Condition	Min	Typ	Max	Unit
Static Electrical Characteristics @ T_J = 25°C (unless otherwise stated)						
$V_{(BR)DSS}$	Drain-Source Breakdown Voltage	V_{GS}=0V I_D=250μA	60	--	--	V
I_{DSS}	Zero Gate Voltage Drain Current(T_A=25℃)	V_{DS}=60V,V_{GS}=0V	--	--	1	μA
	Zero Gate Voltage Drain Current(T_A=125℃)	V_{DS}=60V,V_{GS}=0V	--	--	100	μA
I_{GSS}	Gate-Body Leakage Current	V_{GS}=±16V,V_{DS}=0V	--	--	±100	nA
$V_{GS(TH)}$	Gate Threshold Voltage	V_{DS}=V_{GS},I_D=250μA	1.0	2.0	3.0	V
$R_{DS(ON)}$	Drain-Source On-State Resistance②	V_{GS}=10V, I_D=4.5A	--	70	90	mΩ
		V_{GS}=4.5V, I_D=4A	--	85	100	mΩ
C_{iss}	Input Capacitance	V_{DS}=30V,V_{GS}=0V, f=1MHz	--	270	--	pF
C_{oss}	Output Capacitance		--	35	--	pF
C_{rss}	Reverse Transfer Capacitance		--	25	--	pF
Q_g	Total Gate Charge	V_{DS}=30V,I_D=3A, V_{GS}=10V	--	8.5	--	nC
Q_{gs}	Gate Source Charge		--	1.5	--	nC
Q_{gd}	Gate Drain Charge		--	2.6	--	nC
Switching Characteristics						
$t_{d(on)}$	Turn on Delay Time	V_{DD}=30V, I_D=3A, R_G=3.3Ω, V_{GS}=10V	--	5	--	nS
t_r	Turn on Rise Time		--	3	--	nS
$t_{d(off)}$	Turn Off Delay Time		-	18	--	nS
t_f	Turn Off Fall Time		--	4	--	nS
Source Drain Diode Characteristics						
V_{SD}	Forward on voltage	I_{SD}=2A,V_{GS}=0V	--	0.80	1.3	V
t_{rr}	Reverse Recovery Time	T_j=25℃,I_{sd}=3A, V_{GS}=0V di/dt=-100A/μs	--	24	--	nS
Q_{rr}	Reverse Recovery Charge		--	23	--	nC

Notes: ① Repetitive rating; pulse width limited by max. junction temperature.

②Pulse width ≤ 300μs; duty cycle≤ 2%.

P-Channel Electrical Characteristics

Symbol	Parameter	Condition	Min	Typ	Max	Unit
Static Electrical Characteristics @ T_J = 25°C (unless otherwise stated)						
$V_{(BR)DSS}$	Drain-Source Breakdown Voltage	V_{GS}=0V I_D=-250μA	-60	--	--	V
I_{DSS}	Zero Gate Voltage Drain Current(T_A=25℃)	V_{DS}=-60V,V_{GS}=0V	--	--	-1	μA
	Zero Gate Voltage Drain Current(T_A=125℃)	V_{DS}=-60V,V_{GS}=0V	--	--	-100	μA
I_{GSS}	Gate-Body Leakage Current	V_{GS}=±16V,V_{DS}=0V	--	--	±100	nA
$V_{GS(TH)}$	Gate Threshold Voltage	V_{DS}=V_{GS},I_D=-250μA	-1.0	-2.0	-3.0	V
$R_{DS(ON)}$	Drain-Source On-State Resistance②	V_{GS}=-10V, I_D=-4.5A	--	75	100	mΩ
		V_{GS}=-4.5V, I_D=-4A	--	90	110	mΩ
C_{iss}	Input Capacitance	V_{DS}=-30V,V_{GS}=0V, f=1MHz	--	980	--	pF
C_{oss}	Output Capacitance		--	50	--	pF
C_{rss}	Reverse Transfer Capacitance		--	35	--	pF
Q_g	Total Gate Charge	V_{DS}=-30V,I_D=-3A, V_{GS}=-10V	--	18	--	nC
Q_{gs}	Gate Source Charge		--	3.5	--	nC
Q_{gd}	Gate Drain Charge		--	6.5	--	nC
Switching Characteristics						
$t_{d(on)}$	Turn on Delay Time	V_{DD}=-30V, I_D=-3A, R_G=3.3Ω, V_{GS}=-10V	--	11	--	ns
t_r	Turn on Rise Time		--	5	--	ns
$t_{d(off)}$	Turn Off Delay Time		-	40	--	ns
t_f	Turn Off Fall Time		--	9	--	ns
Source Drain Diode Characteristics						
V_{SD}	Forward on voltage	I_{SD}=-2A,V_{GS}=0V	--	-0.80	-1.3	V
t_{rr}	Reverse Recovery Time	T_j=25℃,I_{sd}=-3A, V_{GS}=0V di/dt=-100A/μs	--	29	--	nS
Q_{rr}	Reverse Recovery Charge		--	34	--	nC

Notes: ① Repetitive rating; pulse width limited by max. junction temperature.

② Pulse width ≤ 300μs; duty cycle≤ 2%.

N-Channel Typical Characteristics



Fig1. Typical Output Characteristics



Fig2. $V_{GS(TH)}$, Gate -Source Voltage Vs. Tj



Fig3. Typical Transfer Characteristics



Fig4. Normalized On-Resistance Vs. Tj



Fig5. Typical Source-Drain Diode Forward Voltage



Fig6. Maximum Safe Operating Area

N-Channel Typical Characteristics



Fig7. Typical Capacitance Vs.Drain-Source



Fig8. Typical Gate Charge Vs.Gate-Source Voltage



Fig 9 .Normalized Maximum Transient Thermal Impedance



Fig10. Unclamped Inductive Test Circuit and waveforms



Fig11. Switching Time Test Circuit and waveforms

P-Channel Typical Characteristics



Fig1. Typical Output Characteristics



Fig2. $V_{GS(TH)}$, Gate -Source Voltage Vs. Tj



Fig3. Typical Transfer Characteristics



Fig4. Normalized On-Resistance Vs. Tj



Fig5. Typical Source-Drain Diode Forward Voltage



Fig6. Maximum Safe Operating Area

P-Channel Typical Characteristics



Fig7. Typical Capacitance Vs.Drain-Source



Fig8. Typical Gate Charge Vs.Gate-Source Voltage



Fig9. Normalized Maximum Transient Thermal Impedance



Fig10. Unclamped Inductive Test Circuit and Waveforms



Fig11. Switching Time Test Circuit and waveforms

Marking Information



1st line：Company Code（Vs），Company Logo
2nd line：Part Number（100M06M）
3rd line：Date code （XXXYWW）
XXX：Wafer Lot Number
Y：Year Code，e.g. E means 2017
WW：Week Code

SOP8 Package Outline Data



Label	Dimensions (unit: mm)		
	Min	Typ	Max
A	--	--	1.75
A_1	0.10	0.18	0.25
A_2	1.25	1.35	1.50
A_3	--	0.25	--
b_p	0.36	0.42	0.51
c	0.19	0.22	0.25
D	4.80	4.92	5.00
E	3.80	3.90	4.00
e	--	1.27	--
H_E	5.80	6.00	6.20
L	--	1.05	--
L_p	0.40	0.68	1.00
Q	0.60	0.65	0.725
v	--	0.25	--
w	--	0.25	--
y	--	0.10	--
Z	0.30	0.50	0.70
θ	0°		8°

Notes:

1. Follow JEDEC MS-012.
2. Dimension "D" does NOT include mold flash, protrusions or gate burrs. Mold flash, protrusions or gate burrs shall not exceed 0.15mm per side.
3. Dimension "E" does NOT include interlead flash or protrusion. Interlead flash or protrusion shall not exceed 0.25mm per side.
4. Dimension "bp" does NOT include dambar protrusion. Allowable dambar protrusion shall be 0.1mm total in excess of "bp" dimension at maximum material condition. The dambar cannot be located on the lower radius of the foot.

Customer Service

Sales and Service:

sales@vgsemi.com

Vanguard Semiconductor CO., LTD

TEL: (86-755) -26902410

FAX: (86-755) -26907027

WEB: **www.vgsemi.com**