


## Features

- N+P Channel
- Enhancement mode
- Very low on-resistance
- Fast Switching
- Pb-free lead plating; RoHS compliant


$V_{DS}$	60	-60	V
$R_{DS(on),TYP}$ @ $V_{GS}=\pm 10\text{ V}$	70	75	$\text{m}\Omega$
$R_{DS(on),TYP}$ @ $V_{GS}=\pm 4.5\text{ V}$	85	90	$\text{m}\Omega$
$I_D$	4.5	-4.5	A

**SOP8**



Halogen-Free

Part ID	Package Type	Marking	Tape and reel information
VSO100M06MD	SOP8	100M06MD	3000pcs/Reel



## Absolute Maximum Ratings

Symbol	Parameter	Rating		Unit
		NMOS	PMOS	

### Common Ratings ( $T_c=25^\circ\text{C}$ Unless Otherwise Noted)

$V_{GS}$	Gate-Source Voltage	$\pm 16$	$\pm 16$	V	
$V_{(BR)DSS}$	Drain-Source Breakdown Voltage	60	-60	V	
$T_J$	Maximum Junction Temperature①		150	$^\circ\text{C}$	
$T_{STG}$	Storage Temperature Range		-50 to 150	$^\circ\text{C}$	
$I_S$	Diode Continuous Forward Current	$T_A=25^\circ\text{C}$	4.5	-4.5	A

### Mounted on Large Heat Sink

$I_{DM}$	Pulse Drain Current Tested②	$T_A=25^\circ\text{C}$	18	-18	A
$I_D$	Continuous Drain Current	$T_A=25^\circ\text{C}$	4.5	-4.5	A
		$T_A=100^\circ\text{C}$	2.9	-2.9	
$P_D$	Power dissipation for Dual Operation	$T_A=25^\circ\text{C}$	2.5		W
$R_{\theta JC}$	Thermal Resistance-Junction to Case		40	$^\circ\text{C}/\text{W}$	
$R_{\theta JA}$	Thermal Resistance Junction-Ambient		50	$^\circ\text{C}/\text{W}$	

### N-Channel Electrical Characteristics

Symbol	Parameter	Condition	Min	Typ	Max	Unit
<b>Static Electrical Characteristics @ <math>T_J = 25^\circ\text{C}</math> (unless otherwise stated)</b>						
$V_{(\text{BR})\text{DSS}}$	Drain-Source Breakdown Voltage	$V_{\text{GS}}=0\text{V}, I_{\text{D}}=250\mu\text{A}$	60	--	--	V
$I_{\text{DSS}}$	Zero Gate Voltage Drain Current( $T_A = 25^\circ\text{C}$ )	$V_{\text{DS}}=60\text{V}, V_{\text{GS}}=0\text{V}$	--	--	1	$\mu\text{A}$
	Zero Gate Voltage Drain Current( $T_A = 125^\circ\text{C}$ )	$V_{\text{DS}}=60\text{V}, V_{\text{GS}}=0\text{V}$	--	--	100	$\mu\text{A}$
$I_{\text{GSS}}$	Gate-Body Leakage Current	$V_{\text{GS}}=\pm 16\text{V}, V_{\text{DS}}=0\text{V}$	--	--	$\pm 100$	nA
$V_{\text{GS(TH)}}$	Gate Threshold Voltage	$V_{\text{DS}}=V_{\text{GS}}, I_{\text{D}}=250\mu\text{A}$	1.0	2.0	3.0	V
$R_{\text{DS(ON)}}$	Drain-Source On-State Resistance②	$V_{\text{GS}}=10\text{V}, I_{\text{D}}=4.5\text{A}$	--	70	90	$\text{m}\Omega$
		$V_{\text{GS}}=4.5\text{V}, I_{\text{D}}=4\text{A}$	--	85	100	$\text{m}\Omega$

$C_{\text{iss}}$	Input Capacitance	$V_{\text{DS}}=30\text{V}, V_{\text{GS}}=0\text{V}, f=1\text{MHz}$	--	270	--	pF
$C_{\text{oss}}$	Output Capacitance		--	35	--	pF
$C_{\text{rss}}$	Reverse Transfer Capacitance		--	25	--	pF
$Q_g$	Total Gate Charge	$V_{\text{DS}}=30\text{V}, I_{\text{D}}=3\text{A}, V_{\text{GS}}=10\text{V}$	--	8.5	--	nC
$Q_{\text{gs}}$	Gate Source Charge		--	1.5	--	nC
$Q_{\text{gd}}$	Gate Drain Charge		--	2.6	--	nC

### Switching Characteristics

$t_{\text{d(on)}}$	Turn on Delay Time	$V_{\text{DD}}=30\text{V}, I_{\text{D}}=3\text{A}, R_{\text{G}}=3.3\Omega, V_{\text{GS}}=10\text{V}$	--	5	--	nS
$t_r$	Turn on Rise Time		--	3	--	nS
$t_{\text{d(off)}}$	Turn Off Delay Time		-	18	--	nS
$t_f$	Turn Off Fall Time		--	4	--	nS

### Source Drain Diode Characteristics

$V_{\text{SD}}$	Forward on voltage	$I_{\text{SD}}=2\text{A}, V_{\text{GS}}=0\text{V}$	--	0.80	1.3	V
$t_{\text{rr}}$	Reverse Recovery Time	$T_J=25^\circ\text{C}, I_{\text{SD}}=3\text{A}, V_{\text{GS}}=0\text{V}$ $dI/dt=-100\text{A}/\mu\text{s}$	--	24	--	nS
$Q_{\text{rr}}$	Reverse Recovery Charge		--	23	--	nC

Notes: ① Repetitive rating; pulse width limited by max. junction temperature.

②Pulse width  $\leq 300\mu\text{s}$ ; duty cycle  $\leq 2\%$ .

### P-Channel Electrical Characteristics

Symbol	Parameter	Condition	Min	Typ	Max	Unit
<b>Static Electrical Characteristics @ <math>T_J = 25^\circ\text{C}</math> (unless otherwise stated)</b>						
$V_{(\text{BR})\text{DSS}}$	Drain-Source Breakdown Voltage	$V_{\text{GS}}=0\text{V}$ $I_D=-250\mu\text{A}$	-60	--	--	V
$I_{\text{DSS}}$	Zero Gate Voltage Drain Current( $T_A = 25^\circ\text{C}$ )	$V_{\text{DS}}=-60\text{V}$ , $V_{\text{GS}}=0\text{V}$	--	--	-1	$\mu\text{A}$
	Zero Gate Voltage Drain Current( $T_A = 125^\circ\text{C}$ )	$V_{\text{DS}}=-60\text{V}$ , $V_{\text{GS}}=0\text{V}$	--	--	-100	$\mu\text{A}$
$I_{\text{GSS}}$	Gate-Body Leakage Current	$V_{\text{GS}}=\pm 16\text{V}$ , $V_{\text{DS}}=0\text{V}$	--	--	$\pm 100$	nA
$V_{\text{GS}(\text{TH})}$	Gate Threshold Voltage	$V_{\text{DS}}=V_{\text{GS}}$ , $I_D=-250\mu\text{A}$	-1.0	-2.0	-3.0	V
$R_{\text{DS}(\text{ON})}$	Drain-Source On-State Resistance②	$V_{\text{GS}}=-10\text{V}$ , $I_D=-4.5\text{A}$	--	75	100	$\text{m}\Omega$
		$V_{\text{GS}}=-4.5\text{V}$ , $I_D=-4\text{A}$	--	90	110	$\text{m}\Omega$

$C_{\text{iss}}$	Input Capacitance	$V_{\text{DS}}=-30\text{V}$ , $V_{\text{GS}}=0\text{V}$ , $f=1\text{MHz}$	--	980	--	pF
$C_{\text{oss}}$	Output Capacitance		--	50	--	pF
$C_{\text{rss}}$	Reverse Transfer Capacitance		--	35	--	pF
$Q_g$	Total Gate Charge	$V_{\text{DS}}=-30\text{V}$ , $I_D=-3\text{A}$ , $V_{\text{GS}}=-10\text{V}$	--	18	--	nC
$Q_{\text{gs}}$	Gate Source Charge		--	3.5	--	nC
$Q_{\text{gd}}$	Gate Drain Charge		--	6.5	--	nC

### Switching Characteristics

$t_{\text{d}(\text{on})}$	Turn on Delay Time	$V_{\text{DD}}=-30\text{V}$ , $I_D=-3\text{A}$ , $R_G=3.3\Omega$ , $V_{\text{GS}}=-10\text{V}$	--	11	--	ns
$t_r$	Turn on Rise Time		--	5	--	ns
$t_{\text{d}(\text{off})}$	Turn Off Delay Time		-	40	--	ns
$t_f$	Turn Off Fall Time		--	9	--	ns

### Source Drain Diode Characteristics


$V_{\text{SD}}$	Forward on voltage	$I_{\text{SD}}=-2\text{A}$ , $V_{\text{GS}}=0\text{V}$	--	-0.80	-1.3	V
$t_{\text{rr}}$	Reverse Recovery Time	$T_J=25^\circ\text{C}$ , $I_{\text{SD}}=-3\text{A}$ , $V_{\text{GS}}=0\text{V}$ $dI/dt=-100\text{A}/\mu\text{s}$	--	29	--	nS
			--	34	--	nC

Notes: ① Repetitive rating; pulse width limited by max. junction temperature.


② Pulse width  $\leq 300\mu\text{s}$ ; duty cycle  $\leq 2\%$ .




### N-Channel Typical Characteristics




**Fig1.** Typical Output Characteristics




**Fig2.**  $V_{GS(TH)}$ , Gate -Source Voltage Vs.  $T_j$




**Fig3.** Typical Transfer Characteristics



**Fig4.** Normalized On-Resistance Vs.  $T_j$




**Fig5.** Typical Source-Drain Diode Forward Voltage




**Fig6.** Maximum Safe Operating Area




### N-Channel Typical Characteristics




**Fig 7.** Typical Capacitance Vs.Drain-Source




**Fig 8.** Typical Gate Charge Vs.Gate-Source Voltage



**Fig 9 .**Normalized Maximum Transient Thermal Impedance




**Fig10.** Unclamped Inductive Test Circuit and waveforms




**Fig11.** Switching Time Test Circuit and waveforms




### P-Channel Typical Characteristics




**Fig1.** Typical Output Characteristics




**Fig2.**  $V_{GS(TH)}$ , Gate -Source Voltage Vs.  $Tj$




**Fig3.** Typical Transfer Characteristics



**Fig4.** Normalized On-Resistance Vs.  $Tj$



**Fig5.** Typical Source-Drain Diode Forward Voltage



**Fig6.** Maximum Safe Operating Area



### P-Channel Typical Characteristics




Fig7. Typical Capacitance Vs.Drain-Source




Fig8. Typical Gate Charge Vs.Gate-Source Voltage




Fig9. Normalized Maximum Transient Thermal Impedance




Fig10. Unclamped Inductive Test Circuit and Waveforms





Fig11. Switching Time Test Circuit and waveforms

**Marking Information**



1<sup>st</sup> line: Company Code (Vs), Company Logo

2<sup>nd</sup> line: Part Number (100M06M)

3<sup>rd</sup> line: Date code (XXXYWW)


    XXX: Wafer Lot Number

    Y: Year Code, e.g. E means 2017

    WW: Week Code



## SOP8 Package Outline Data



Label	Dimensions (unit: mm)		
	Min	Typ	Max
A	--	--	1.75
A <sub>1</sub>	0.10	0.18	0.25
A <sub>2</sub>	1.25	1.35	1.50
A <sub>3</sub>	--	0.25	--
b <sub>p</sub>	0.36	0.42	0.51
c	0.19	0.22	0.25
D	4.80	4.92	5.00
E	3.80	3.90	4.00
e	--	1.27	--
H <sub>E</sub>	5.80	6.00	6.20
L	--	1.05	--
L <sub>p</sub>	0.40	0.68	1.00
Q	0.60	0.65	0.725
v	--	0.25	--
w	--	0.25	--
y	--	0.10	--
Z	0.30	0.50	0.70
θ	0°		8°

### Notes:

- Follow JEDEC MS-012.
- Dimension "D" does NOT include mold flash, protrusions or gate burrs. Mold flash, protrusions or gate burrs shall not exceed 0.15mm per side.
- Dimension "E" does NOT include interlead flash or protrusion. Interlead flash or protrusion shall not exceed 0.25mm per side.
- Dimension "bp" does NOT include dambar protrusion. Allowable dambar protrusion shall be 0.1mm total in excess of "bp" dimension at maximum material condition. The dambar cannot be located on the lower radius of the foot.

## Customer Service

### Sales and Service:

[sales@vgsemi.com](mailto:sales@vgsemi.com)

**Vanguard Semiconductor CO., LTD**

**TEL:** (86-755) -26902410

**FAX:** (86-755) -26907027

**WEB:** [www.vgsemi.com](http://www.vgsemi.com)