


Features


- Enhancement mode
- Very low on-resistance
- VitoMOS® II Technology
- 100% Avalanche Tested, 100% R_g Tested

V_{DS}	40	V
$R_{DS(on),TYP}@ V_{GS}=10V$	2.6	mΩ
I_D (Silicon Limited)	78	A
I_D (Package Limited)	33	A

PDFN5x6



Part ID	Package Type	Marking	Packing
VSP003N04HS-G	PDFN5x6	003N04H	3000pcs/Reel



Maximum ratings, at $T_A=25^\circ\text{C}$, unless otherwise specified

Symbol	Parameter	Rating	Unit
$V(BR)DSS$	Drain-Source breakdown voltage	40	V
V_{GS}	Gate-Source voltage	± 20	V
I_S	Diode continuous forward current	$T_c = 25^\circ\text{C}$	A
I_D	Continuous drain current @ $V_{GS}=10V$ (Silicon limited)	$T_c = 25^\circ\text{C}$	A
I_D	Continuous drain current @ $V_{GS}=10V$ (Silicon limited)	$T_c = 100^\circ\text{C}$	A
I_D	Continuous drain current @ $V_{GS}=10V$ (Wire bond limited)	$T_c = 25^\circ\text{C}$	A
I_{DM}	Pulse drain current tested ①	$T_c = 25^\circ\text{C}$	A
I_{DSM}	Continuous drain current @ $V_{GS}=10V$	$T_A = 25^\circ\text{C}$	A
		$T_A = 70^\circ\text{C}$	A
EAS	Avalanche energy, single pulsed ②	256	mJ
P_D	Maximum power dissipation ③	$T_c = 25^\circ\text{C}$	W
		$T_c = 100^\circ\text{C}$	W
P_{DSM}	Maximum power dissipation ④	$T_A = 25^\circ\text{C}$	W
		$T_A = 70^\circ\text{C}$	W
$T_{STG,TJ}$	Storage and Junction Temperature Range	-55 to 150	°C

Thermal Characteristics

Symbol	Parameter	Typical	Max	Unit
$R_{\theta JC}$	Thermal Resistance, Junction-to-Case ⑤	3.4	4.1	°C/W
$R_{\theta JA}$	Thermal Resistance, Junction-to-Ambient ⑥	40	48	°C/W

Electrical Characteristics

Symbol	Parameter	Condition	Min.	Typ.	Max.	Unit
Static Electrical Characteristics @ $T_j = 25^\circ\text{C}$ (unless otherwise stated)						
V(BR)DSS	Drain-Source Breakdown Voltage	$V_{GS}=0\text{V}, I_D=250\mu\text{A}$	40	--	--	V
IDSS	Zero Gate Voltage Drain Current($T_j=25^\circ\text{C}$)	$V_{DS}=40\text{V}, V_{GS}=0\text{V}$	--	--	1	μA
	Zero Gate Voltage Drain Current($T_j=125^\circ\text{C}$) ^⑦	$V_{DS}=40\text{V}, V_{GS}=0\text{V}$	--	--	100	μA
IGSS	Gate-Body Leakage Current	$V_{GS}=\pm 20\text{V}, V_{DS}=0\text{V}$	--	--	± 100	nA
VGS(th)	Gate Threshold Voltage	$V_{DS}=V_{GS}, I_D=250\mu\text{A}$	2.3	2.8	3.3	V
RDS(on)	Drain-Source On-State Resistance ^⑧	$V_{GS}=10\text{V}, I_D=40\text{A}$	--	2.6	3.4	$\text{m}\Omega$
		$T_j=100^\circ\text{C}$ ^⑦	--	3.1	--	$\text{m}\Omega$
Dynamic Electrical Characteristics @ $T_j = 25^\circ\text{C}$ (unless otherwise stated)						
Ciss	Input Capacitance ^⑦	$V_{DS}=20\text{V}, V_{GS}=0\text{V}, f=1\text{MHz}$	1025	2050	3585	pF
Coss	Output Capacitance ^⑦		430	865	1510	pF
Crss	Reverse Transfer Capacitance ^⑦		45	90	160	pF
Rg	Gate Resistance	f=1MHz	0.2	2.1	5	Ω
Qg	Total Gate Charge ^⑦	$V_{DS}=20\text{V}, I_D=40\text{A}, V_{GS}=10\text{V}$	--	35	61	nC
Qgs	Gate-Source Charge ^⑦		--	9.3	16	nC
Qgd	Gate-Drain Charge ^⑦		--	10	18	nC
Switching Characteristics ^⑦						
Td(on)	Turn-on Delay Time	$V_{DD}=20\text{V}, I_D=40\text{A}, R_G=3\Omega, V_{GS}=10\text{V}$	--	9.8	--	ns
Tr	Turn-on Rise Time		--	80	--	ns
Td(off)	Turn-Off Delay Time		--	23	--	ns
Tf	Turn-Off Fall Time		--	17	--	ns
Source- Drain Diode Characteristics@ $T_j = 25^\circ\text{C}$ (unless otherwise stated)						
VSD	Forward on voltage	$I_{SD}=40\text{A}, V_{GS}=0\text{V}$	--	0.8	1.2	V
Trr	Reverse Recovery Time ^⑦	$I_{SD}=40\text{A}, V_{GS}=0\text{V}$ $di/dt=100\text{A}/\mu\text{s}$	--	31	62	ns
Qrr	Reverse Recovery Charge ^⑦		--	19	38	nC

NOTE:

- ① Single pulse; pulse width $\leq 100\mu\text{s}$.
- ② EAS of 256mJ is based on starting $T_j = 25^\circ\text{C}$, $L = 0.5\text{mH}$, $R_G = 25\Omega$, $I_{AS} = 32\text{A}$, $V_{GS}=10\text{V}$; 100% FT tested at $L = 0.5\text{mH}$, $I_{AS} = 18\text{A}$.
- ③ The power dissipation P_d is based on $T_j(\text{max})$, using junction-to-case thermal resistance $R_{\theta JC}$.
- ④ The power dissipation P_{dsm} is based on $T_j(\text{max})$, using junction-to-ambient thermal resistance $R_{\theta JA}$.
- ⑤ These tests are performed respectively with the device mounted on a 1 in2 pad and a minimum pad of 2oz. Copper FR-4 board in a still air environment with $TA=25^\circ\text{C}$, using Transient Dual Interface method to acquire $R_{\theta JC}$.
- ⑥ These tests are performed with the device mounted on 1 in2 FR-4 board with 2oz. Copper, in a still air environment with $TA=25^\circ\text{C}$.
- ⑦ Guaranteed by design, not subject to production testing.
- ⑧ Pulse width $\leq 380\mu\text{s}$; duty cycle $\leq 2\%$.

Typical Characteristics




Fig1. Typical Output Characteristics




Fig2. Typical $V_{GS(TH)}$ Gate-Source Voltage Vs. T_J




Fig3. Typical Transfer Characteristics




Fig4. Typical Normalized On-Resistance Vs. T_J




Fig5. Typical On Resistance Vs Gate-Source Voltage




Fig6. Typical On Resistance Vs Drain Current

Typical Characteristics




Fig7. Typical Source-Drain Diode Forward Voltage




Fig8. Maximum Safe Operating Area




Fig9. Typical Capacitance Vs. Drain-Source Voltage




Fig10. Typical Gate Charge Vs. Gate-Source Voltage




Fig11. Power Dissipation Vs. Case Temperature




Fig12. Maximum Drain Current Vs. Case Temperature

Typical Characteristics




Fig13 . Normalized Maximum Transient Thermal Impedance




Fig14. Unclamped Inductive Test Circuit and waveforms







Fig15. Switching Time Test Circuit and waveforms



Marking Information



1st line: Vergiga Code (Vs) , Vergiga Logo

2nd line: Part Number (003N04H)

3rd line: Date code (XXXYWW)


XXX: Wafer Lot Number Code, code changed with Lot Number

Y: Year Code, refer to table below

WW: Week Code (01 to 53)

Code	C	D	E	F	G	H	J	K	L	M	N	P	Q	R	S	T
Year	2015	2016	2017	2018	2019	2020	2021	2022	2023	2024	2025	2026	2027	2028	2029	2030

PDFN5x6 Package Outline Data



Symbol	DIMENSIONS (unit : mm)		
	Min	Typ	Max
A	0.90	1.00	1.20
A1	0.00	--	0.05
b	0.30	0.40	0.51
c	0.20	0.25	0.33
D	4.80	4.90	5.40
D1	3.61	4.00	4.25
E	5.65	5.80	6.06
E1	5.90	6.10	6.35
E2	3.38	3.58	3.92
e	1.27 BSC		
L	0.51	0.61	0.71
L1	--	--	0.15
L2	0.41	0.51	0.61
θ	0°	--	12°

Notes:

1. Refer to JEDEC MO-240 variation AA.
2. Dimensions "D" and "E" do NOT include mold flash protrusions or gate burrs.
3. Dimensions "D" and "E" include interterminal flash or protrusion. Interterminal flash or protrusion shall not exceed 0.25mm per side.

Customer Service

Sales and Service:

sales@vgsemi.com

Vergiga Semiconductor CO., LTD

TEL: (86-755) -26902410

FAX: (86-755) -26907027

WEB: www.vergiga.com