


## Features

- Enhancement mode
- Low on-resistance  $R_{DS(on)}$  @  $V_{GS}=4.5$  V
- VitoMOS® II Technology
- 100% Avalanche test
- Pb-free lead plating; RoHS compliant

$V_{DS}$	40	V
$R_{DS(on),TYP}$ @ $V_{GS}=10$ V	2.3	$\text{m}\Omega$
$R_{DS(on),TYP}$ @ $V_{GS}=4.5$ V	3.4	$\text{m}\Omega$
$I_D$	110	A

**PDFN5x6**




RoHS



Halogen-Free

Part ID	Package Type	Marking	Tape and reel information
VSP003N04MS-G	PDFN5x6	003N04M	3000PCS/Reel



## Maximum ratings, at $T_A = 25^\circ\text{C}$ , unless otherwise specified

Symbol	Parameter	Rating	Unit
$V_{(BR)DSS}$	Drain-Source breakdown voltage	40	V
$V_{GS}$	Gate-Source voltage	$\pm 20$	V
$I_S$	Diode continuous forward current	$T_C = 25^\circ\text{C}$	A
$I_D$	Continuous drain current @ $V_{GS}=10$ V	$T_C = 25^\circ\text{C}$	A
		$T_C = 100^\circ\text{C}$	A
$I_{DM}$	Pulse drain current tested ①	$T_C = 25^\circ\text{C}$	A
$I_{DSM}$	Continuous drain current @ $V_{GS}=10$ V	$T_A=25^\circ\text{C}$	A
		$T_A=70^\circ\text{C}$	A
$E_{AS}$	Avalanche energy, single pulsed ②	45	mJ
$P_D$	Maximum power dissipation	$T_C = 25^\circ\text{C}$	W
		$T_C = 100^\circ\text{C}$	W
$P_{DSM}$	Maximum power dissipation ③	$T_A=25^\circ\text{C}$	W
		$T_A=70^\circ\text{C}$	W
$T_{STG,TJ}$	Storage and Junction Temperature Range	-55 to 150	$^\circ\text{C}$

## Thermal Characteristics

Symbol	Parameter	Typical	Max	Unit
$R_{\theta JC}$	Thermal Resistance, Junction-to-Case	2.85	3.4	$^\circ\text{C}/\text{W}$
$R_{\theta JA}$	Thermal Resistance, Junction-to-Ambient	30	36	$^\circ\text{C}/\text{W}$



### Electrical Characteristics

Symbol	Parameter	Condition	Min.	Typ.	Max.	Unit
<b>Static Electrical Characteristics @ <math>T_j=25^\circ\text{C}</math> (unless otherwise stated)</b>						
$V_{(\text{BR})\text{DSS}}$	Drain-Source Breakdown Voltage	$V_{\text{GS}}=0\text{V}, I_{\text{D}}=250\mu\text{A}$	40	--	--	V
$I_{\text{DSS}}$	Zero Gate Voltage Drain Current	$V_{\text{DS}}=40\text{V}, V_{\text{GS}}=0\text{V}$	--	--	1	$\mu\text{A}$
	Zero Gate Voltage Drain Current( $T_j=125^\circ\text{C}$ )	$V_{\text{DS}}=40\text{V}, V_{\text{GS}}=0\text{V}$	--	--	100	$\mu\text{A}$
$I_{\text{GSS}}$	Gate-Body Leakage Current	$V_{\text{GS}}=\pm 20\text{V}, V_{\text{DS}}=0\text{V}$	--	--	$\pm 100$	nA
$V_{\text{GS}(\text{th})}$	Gate Threshold Voltage	$V_{\text{DS}}=V_{\text{GS}}, I_{\text{D}}=250\mu\text{A}$	1.3	1.7	2.5	V
$R_{\text{DS}(\text{on})}$	Drain-Source On-State Resistance <sup>④</sup>	$V_{\text{GS}}=10\text{V}, I_{\text{D}}=40\text{A}$	--	2.3	3	$\text{m}\Omega$
		$T_j=100^\circ\text{C}$	--	2.8	--	$\text{m}\Omega$
$R_{\text{DS}(\text{on})}$	Drain-Source On-State Resistance <sup>④</sup>	$V_{\text{GS}}=4.5\text{V}, I_{\text{D}}=30\text{A}$	--	3.4	4.4	$\text{m}\Omega$
<b>Dynamic Electrical Characteristics @ <math>T_j = 25^\circ\text{C}</math> (unless otherwise stated)</b>						
$C_{\text{iss}}$	Input Capacitance	$V_{\text{DS}}=20\text{V}, V_{\text{GS}}=0\text{V}, f=1\text{MHz}$	1830	2440	3245	pF
$C_{\text{oss}}$	Output Capacitance		615	820	1090	pF
$C_{\text{rss}}$	Reverse Transfer Capacitance		65	85	115	pF
$R_g$	Gate Resistance	$f=1\text{MHz}$	0.2	1.9	3	$\Omega$
$Q_{\text{g}}(10\text{V})$	Total Gate Charge	$V_{\text{DS}}=20\text{V}, I_{\text{D}}=40\text{A}, V_{\text{GS}}=10\text{V}$	--	47	62.5	nC
$Q_{\text{g}}(4.5\text{V})$	Total Gate Charge		--	24	32	nC
$Q_{\text{gs}}$	Gate-Source Charge		--	7.8	10.4	nC
$Q_{\text{gd}}$	Gate-Drain Charge		--	10.6	16	nC
<b>Switching Characteristics</b>						
$T_{\text{d}(\text{on})}$	Turn-on Delay Time	$V_{\text{DD}}=20\text{V}, I_{\text{D}}=40\text{A}, R_{\text{G}}=3\Omega, V_{\text{GS}}=10\text{V}$	--	8.2	--	ns
$T_{\text{r}}$	Turn-on Rise Time		--	78	--	ns
$T_{\text{d}(\text{off})}$	Turn-Off Delay Time		--	37	--	ns
$T_{\text{f}}$	Turn-Off Fall Time		--	28	--	ns
<b>Source- Drain Diode Characteristics@ <math>T_j = 25^\circ\text{C}</math> (unless otherwise stated)</b>						
$V_{\text{SD}}$	Forward on voltage	$I_{\text{SD}}=40\text{A}, V_{\text{GS}}=0\text{V}$	--	0.8	1.2	V
$T_{\text{rr}}$	Reverse Recovery Time	$T_j=25^\circ\text{C}, I_{\text{sd}}=40\text{A}, V_{\text{GS}}=0\text{V}$	--	32	64	ns
$Q_{\text{rr}}$	Reverse Recovery Charge		--	16	32	nC

NOTE: ① Repetitive rating; pulse width limited by max junction temperature.

② Limited by  $T_{j\text{max}}$ , starting  $T_j = 25^\circ\text{C}$ ,  $L = 0.1\text{mH}$ ,  $R_G = 25\Omega$ ,  $I_{AS} = 30\text{A}$ ,  $V_{GS} = 10\text{V}$ . Part not recommended for use above this value

③ The power dissipation  $P_{\text{DSM}}$  is based on  $R_{\theta\text{JA}}$  and the maximum allowed junction temperature of  $150^\circ\text{C}$ .

④ Pulse width  $\leq 380\mu\text{s}$ ; duty cycles  $\leq 2\%$ .




Vanguard  
Semiconductor


**VSP003N04MS-G**

**40V/110A N-Channel Advanced Power MOSFET**


### Typical Characteristics




**Fig1.** Typical Output Characteristics




**Fig2.**  $V_{GS(TH)}$  Gate -Source Voltage Vs.  $T_j$




**Fig3.** Typical Transfer Characteristics



**Fig4.** Normalized On-Resistance Vs.  $T_j$



**Fig5.** Typical Source-Drain Diode Forward Voltage



**Fig6.** Maximum Safe Operating Area



## Typical Characteristics




Fig7. Typical Capacitance Vs. Drain-Source Voltage




Fig8. Typical Gate Charge Vs. Gate-Source Voltage




Fig9. Normalized Maximum Transient Thermal Impedance




Fig10. Unclamped Inductive Test Circuit and waveforms





Fig11. Switching Time Test Circuit and waveforms

**Marking Information**



1st line: Vanguard Code (Vs), Vanguard Logo

2nd line: Part Number (003N04M)

3rd line: Date code (XXXYWW)


XXX: Wafer Lot Number Code , code changed with Lot Number

Y: Year Code, (e.g. E=2017, F=2018, G=2019, H=2020, etc)

WW: Week Code (01 to 53)



### PDFN5x6 Package Outline Data



Symbol	DIMENSIONS ( unit : mm )		
	Min	Typ	Max
A	0.90	1.00	1.20
A1	0.00	--	0.05
b	0.30	0.40	0.51
c	0.20	0.25	0.33
D	4.80	4.90	5.40
D1	3.61	4.00	4.25
E	5.65	5.80	6.06
E1	5.90	6.10	6.35
E2	3.38	3.58	3.92
e	1.27 BSC		
L	0.51	0.61	0.71
L1	--	--	0.15
L2	0.41	0.51	0.61
θ	0°	--	12°

#### Notes:

1. Refer to JEDEC MO-240 variation AA.
2. Dimensions "D" and "E" do NOT include mold flash protrusions or gate burrs.
3. Dimensions "D" and "E" include interterminal flash or protrusion. Interterminal flash or protrusion shall not exceed 0.25mm per side.

### Customer Service

#### Sales and Service:

[sales@vgsemi.com](mailto:sales@vgsemi.com)

**Vanguard Semiconductor CO., LTD**

**TEL:** (86-755) -26902410

**FAX:** (86-755) -26907027

**WEB:** [www.vgsemi.com](http://www.vgsemi.com)