


## Features


- Enhancement mode
- VitoMOS<sup>®</sup> II Technology
- Fast Switching and High efficiency
- 100% Avalanche Tested, 100% Rg Tested

$V_{DS}$	120	V
$R_{DS(on),TYP@ V_{GS}=10V}$	10	mΩ
$R_{DS(on),TYP@ V_{GS}=4.5V}$	12.5	mΩ
$I_D(\text{Silicon Limited})$	42	A

### PDFN5x6



Part ID	Package Type	Marking	Packing
VSP012N12MS-G	PDFN5x6	012N12M	3000pcs/Reel



## Maximum ratings, at $T_A=25\text{ }^\circ\text{C}$ , unless otherwise specified

Symbol	Parameter	Rating	Unit
$V_{(BR)DSS}$	Drain-Source breakdown voltage	120	V
$V_{GS}$	Gate-Source voltage	$\pm 20$	V
$I_S$	Diode continuous forward current	$T_C = 25^\circ\text{C}$ 42	A
$I_D$	Continuous drain current @ $V_{GS}=10\text{V}$ (Silicon limited)	$T_C = 25^\circ\text{C}$ 42	A
$I_D$	Continuous drain current @ $V_{GS}=10\text{V}$ (Silicon limited)	$T_C = 100^\circ\text{C}$ 27	A
$I_{DM}$	Pulse drain current tested ①	$T_C = 25^\circ\text{C}$ 168	A
$I_{DSM}$	Continuous drain current @ $V_{GS}=10\text{V}$	$T_A = 25^\circ\text{C}$ 10	A
		$T_A = 70^\circ\text{C}$ 8	A
$E_{AS}$	Avalanche energy, single pulsed ②	324	mJ
$P_D$	Maximum power dissipation ③	$T_C = 25^\circ\text{C}$ 45	W
		$T_C = 100^\circ\text{C}$ 18	W
$P_{DSM}$	Maximum power dissipation ④	$T_A = 25^\circ\text{C}$ 2.6	W
		$T_A = 70^\circ\text{C}$ 1.7	W
$T_{STG,TJ}$	Storage and Junction Temperature Range	-55 to 150	$^\circ\text{C}$

## Thermal Characteristics

Symbol	Parameter	Typical	Max	Unit
$R_{\theta JC}$	Thermal Resistance, Junction-to-Case ⑤	2.3	2.8	$^\circ\text{C/W}$
$R_{\theta JA}$	Thermal Resistance, Junction-to-Ambient ⑥	40	48	$^\circ\text{C/W}$

**Electrical Characteristics**

Symbol	Parameter	Condition	Min.	Typ.	Max.	Unit
<b>Static Electrical Characteristics @ T<sub>j</sub> = 25°C (unless otherwise stated)</b>						
V(BR)DSS	Drain-Source Breakdown Voltage	V <sub>GS</sub> =0V, I <sub>D</sub> =250μA	120	--	--	V
I <sub>DSS</sub>	Zero Gate Voltage Drain Current(T <sub>j</sub> =25°C)	V <sub>DS</sub> =120V, V <sub>GS</sub> =0V	--	--	1	μA
	Zero Gate Voltage Drain Current(T <sub>j</sub> =125°C)⑦	V <sub>DS</sub> =120V, V <sub>GS</sub> =0V	--	--	100	μA
I <sub>GSS</sub>	Gate-Body Leakage Current	V <sub>GS</sub> =±20V, V <sub>DS</sub> =0V	--	--	±100	nA
V <sub>GS(th)</sub>	Gate Threshold Voltage	V <sub>DS</sub> =V <sub>GS</sub> , I <sub>D</sub> =250μA	1.4	1.9	2.5	V
R <sub>DS(on)</sub>	Drain-Source On-State Resistance ⑧	V <sub>GS</sub> =10V, I <sub>D</sub> =30A	--	10	12.5	mΩ
		T <sub>j</sub> =100°C ⑦	--	14	--	mΩ
R <sub>DS(on)</sub>	Drain-Source On-State Resistance ⑧	V <sub>GS</sub> =4.5V, I <sub>D</sub> =20A	--	12.5	16	mΩ
<b>Dynamic Electrical Characteristics @ T<sub>j</sub> = 25°C (unless otherwise stated)</b>						
C <sub>iss</sub>	Input Capacitance ⑦	V <sub>DS</sub> =60V, V <sub>GS</sub> =0V, f=1MHz	1410	2820	4935	pF
C <sub>oss</sub>	Output Capacitance ⑦		175	345	605	pF
C <sub>rss</sub>	Reverse Transfer Capacitance ⑦		10	15	40	pF
R <sub>g</sub>	Gate Resistance	f=1MHz	0.2	1.1	5	Ω
Q <sub>g(10V)</sub>	Total Gate Charge ⑦	V <sub>DS</sub> =60V, I <sub>D</sub> =30A, V <sub>GS</sub> =10V	--	47	82	nC
Q <sub>g(4.5V)</sub>	Total Gate Charge ⑦		--	24	42	nC
Q <sub>gs</sub>	Gate-Source Charge ⑦		--	9.5	17	nC
Q <sub>gd</sub>	Gate-Drain Charge ⑦		--	11	19	nC
<b>Switching Characteristics ⑦</b>						
T <sub>d(on)</sub>	Turn-on Delay Time	V <sub>DD</sub> =60V, I <sub>D</sub> =30A, R <sub>G</sub> =3.9Ω, V <sub>GS</sub> =10V	--	11	--	ns
T <sub>r</sub>	Turn-on Rise Time		--	26	--	ns
T <sub>d(off)</sub>	Turn-Off Delay Time		--	37	--	ns
T <sub>f</sub>	Turn-Off Fall Time		--	34	--	ns
<b>Source- Drain Diode Characteristics @ T<sub>j</sub> = 25°C (unless otherwise stated)</b>						
V <sub>SD</sub>	Forward on voltage	I <sub>SD</sub> =30A, V <sub>GS</sub> =0V	--	0.9	1.2	V
T <sub>rr</sub>	Reverse Recovery Time ⑦	I <sub>sd</sub> =30A, V <sub>GS</sub> =0V di/dt=100A/μs	--	82	164	ns
Q <sub>rr</sub>	Reverse Recovery Charge ⑦		--	205	410	nC

NOTE:

- ① Single pulse; pulse width ≤ 100μs.
- ② EAS of 324mJ is based on starting T<sub>j</sub> = 25°C, L = 0.5mH, R<sub>G</sub> = 25Ω, I<sub>AS</sub> = 36A, V<sub>GS</sub> = 10V; 100% FT tested at L = 0.5mH, I<sub>AS</sub> = 18A.
- ③ The power dissipation P<sub>d</sub> is based on T<sub>j</sub>(max), using junction-to-case thermal resistance R<sub>θJC</sub>.
- ④ The power dissipation P<sub>dsm</sub> is based on T<sub>j</sub>(max), using junction-to-ambient thermal resistance R<sub>θJA</sub>.
- ⑤ Thermal resistance from junction to soldering point (on the exposed drain pad).
- ⑥ These tests are performed with the device mounted on 1 in2 FR-4 board with 2oz. Copper, in a still air environment with TA=25°C.
- ⑦ Guaranteed by design, not subject to production testing.
- ⑧ Pulse width ≤ 380μs; duty cycles 2%.

Typical Characteristics




Fig1. Typical Output Characteristics




Fig2. Typical V<sub>GS(TH)</sub> Gate-Source Voltage Vs. T<sub>j</sub>




Fig3. Typical Transfer Characteristics




Fig4. Typical Normalized On-Resistance Vs. T<sub>j</sub>




Fig5. Typical On Resistance Vs Gate-Source Voltage




Fig6. Typical On Resistance Vs Drain Current

Typical Characteristics




Fig7. Typical Source-Drain Diode Forward Voltage




Fig8. Maximum Safe Operating Area




Fig9. Typical Capacitance Vs. Drain-Source Voltage




Fig10. Typical Gate Charge Vs. Gate-Source Voltage




Fig11. Power Dissipation Vs. Case Temperature






Fig12. Maximum Drain Current Vs. Case Temperature


**Typical Characteristics**



**Fig13 . Normalized Maximum Transient Thermal Impedance**




**Fig14. Unclamped Inductive Test Circuit and waveforms**



**Fig15. Switching Time Test Circuit and waveforms**

**Marking Information**



1st line: Vergiga Code (Vs), Vergiga Logo

2nd line: Part Number (012N12M)


3rd line: Date code (XXXYWW)

XXX: Wafer Lot Number Code, code changed with Lot Number

Y: Year Code, refer to table below

WW: Week Code (01 to 53)

Code	C	D	E	F	G	H	J	K	L	M	N	P	Q	R	S	T
Year	2015	2016	2017	2018	2019	2020	2021	2022	2023	2024	2025	2026	2027	2028	2029	2030

**PDFN5x6 Package Outline Data**


Symbol	DIMENSIONS ( unit : mm )		
	Min	Typ	Max
<b>A</b>	0.90	1.00	1.20
<b>A1</b>	0.00	--	0.05
<b>b</b>	0.30	0.40	0.51
<b>c</b>	0.20	0.25	0.33
<b>D</b>	4.80	4.90	5.40
<b>D1</b>	3.61	4.00	4.25
<b>E</b>	5.65	5.80	6.06
<b>E1</b>	5.90	6.10	6.35
<b>E2</b>	3.38	3.58	3.92
<b>e</b>	1.27 BSC		
<b>L</b>	0.51	0.61	0.71
<b>L1</b>	--	--	0.15
<b>L2</b>	0.41	0.51	0.61
<b>θ</b>	0°	--	12°

**Notes:**

1. Refer to JEDEC MO-240 variation AA.
2. Dimensions "D" and "E" do NOT include mold flash protrusions or gate burrs.
3. Dimensions "D" and "E" include interterminal flash or protrusion. Interterminal flash or protrusion shall not exceed 0.25mm per side.

**Customer Service**
**Sales and Service:**
[sales@vgsemi.com](mailto:sales@vgsemi.com)
**Vergiga Semiconductor CO., LTD**
**TEL:** (86-755) -26902410

**FAX:** (86-755) -26907027

**WEB:** [www.vgsemi.com](http://www.vgsemi.com)