


Features

- N-Channel, 10V Logic Level Control
- Enhancement mode
- Very low on-resistance $R_{DS(on)}$ @ $V_{GS}=10$ V
- VitoMOS® II Technology
- 100% Avalanche Tested
- Pb-free lead plating; RoHS compliant

V_{DS}	100	V
$R_{DS(on),TYP} @ V_{GS}=10$ V	6.2	$m\Omega$
I_D	105	A

TO-220AB



Part ID	Package Type	Marking	Tape and reel information
VST008N10HS	TO-220AB	008N10H	50pcs/Tube

Maximum ratings, at $T_A=25$ °C, unless otherwise specified

Symbol	Parameter	Rating	Unit
$V_{(BR)DSS}$	Drain-Source breakdown voltage	100	V
I_s	Diode continuous forward current	$T_c=25^\circ C$	A
I_D	Continuous drain current @ $V_{GS}=10$ V	$T_c=25^\circ C$	A
		$T_c=100^\circ C$	A
I_{DM}	Pulse drain current tested ①	$T_c=25^\circ C$	A
EAS	Avalanche energy, single pulsed ②	163	mJ
P_D	Maximum power dissipation	$T_c=25^\circ C$	W
V_{GS}	Gate-Source voltage	± 20	V
T_{STG}, T_J	Storage and junction temperature range	-55 to 175	°C

Thermal Characteristics

Symbol	Parameter	Typical	Unit
$R_{\theta JC}$	Thermal Resistance, Junction-to-Case	1.2	°C/W
$R_{\theta JA}$	Thermal Resistance, Junction-to-Ambient	62.5	°C/W



Typical Characteristics

Symbol	Parameter	Condition	Min.	Typ.	Max.	Unit
Static Electrical Characteristics @ $T_j = 25^\circ\text{C}$ (unless otherwise stated)						
$V_{(\text{BR})\text{DSS}}$	Drain-Source Breakdown Voltage	$V_{\text{GS}}=0\text{V}, I_{\text{D}}=250\mu\text{A}$	100	--	--	V
I_{DSS}	Zero Gate Voltage Drain Current	$V_{\text{DS}}=100\text{V}, V_{\text{GS}}=0\text{V}$	--	--	1	μA
	Zero Gate Voltage Drain Current($T_j=125^\circ\text{C}$)	$V_{\text{DS}}=100\text{V}, V_{\text{GS}}=0\text{V}$	--	--	100	μA
I_{GSS}	Gate-Body Leakage Current	$V_{\text{GS}}=\pm 20\text{V}, V_{\text{DS}}=0\text{V}$	--	--	± 100	nA
$V_{\text{GS(TH)}}$	Gate Threshold Voltage	$V_{\text{DS}}=V_{\text{GS}}, I_{\text{D}}=250\mu\text{A}$	2.2	--	3.6	V
$R_{\text{DS(ON)}}$	Drain-Source On-State Resistance ^③	$V_{\text{GS}}=10\text{V}, I_{\text{D}}=30\text{A}$	--	6.2	8	$\text{m}\Omega$
Dynamic Electrical Characteristics @ $T_j = 25^\circ\text{C}$ (unless otherwise stated)						
C_{iss}	Input Capacitance	$V_{\text{DS}}=30\text{V}, V_{\text{GS}}=0\text{V}, f=1\text{MHz}$	1500	1850	2200	pF
C_{oss}	Output Capacitance		900	1085	1300	pF
C_{rss}	Reverse Transfer Capacitance		--	80	150	pF
R_g	Gate Resistance	f=1MHz	--	1.8	--	Ω
Q_g	Total Gate Charge	$V_{\text{DS}}=50\text{V}, I_{\text{D}}=30\text{A}, V_{\text{GS}}=10\text{V}$	--	31	--	nC
Q_{gs}	Gate-Source Charge		--	7.8	--	nC
Q_{gd}	Gate-Drain Charge		--	7.3	--	nC
Switching Characteristics						
$t_{\text{d(on)}}$	Turn-on Delay Time	$V_{\text{DD}}=50\text{V}, I_{\text{D}}=30\text{A}, R_{\text{G}}=3\Omega, V_{\text{GS}}=10\text{V}$	--	9.9	--	nS
t_r	Turn-on Rise Time		--	6	--	nS
$t_{\text{d(off)}}$	Turn-Off Delay Time		--	29.3	--	nS
t_f	Turn-Off Fall Time		--	8.5	--	nS
Source- Drain Diode Characteristics@ $T_j = 25^\circ\text{C}$ (unless otherwise stated)						
V_{SD}	Forward on voltage	$I_{\text{SD}}=30\text{A}, V_{\text{GS}}=0\text{V}$	--	0.9	1.2	V
t_{rr}	Reverse Recovery Time	$T_j=25^\circ\text{C}, I_{\text{SD}}=30\text{A}, V_{\text{GS}}=0\text{V}$ $dI/dt=500\text{A}/\mu\text{s}$	--	21	--	nS
Q_{rr}	Reverse Recovery Charge		--	38.7	--	nC

NOTE:

① Repetitive rating; pulse width limited by max junction temperature.

② Limited by $T_{j\text{max}}$, starting $T_j = 25^\circ\text{C}$, $L = 0.5\text{mH}$, $R_G = 25\Omega$, $I_{AS} = 20\text{A}$, $V_{GS} = 10\text{V}$. Part not recommended for use above this value

③ Pulse width $\leq 300\mu\text{s}$; duty cycle $\leq 2\%$.



Vanguard
Semiconductor

VST008N10HS

100V/105A N-Channel Advanced Power MOSFET

Typical Characteristics




Fig1. Typical Output Characteristics




Fig2. $V_{GS(TH)}$ Gate -Source Voltage Vs. T_j




Fig3. Typical Transfer Characteristics




Fig4. Normalized On-Resistance Vs. Temperature




Fig5. Typical Source-Drain Diode Forward Voltage




Fig6. Maximum Safe Operating Area



Typical Characteristics




Fig7. Typical Capacitance Vs.Drain-Source Voltage




Fig8. Typical Gate Charge Vs.Gate-Source Voltage




Fig9 . Normalized Maximum Transient Thermal Impedance




Fig10. Unclamped Inductive Test Circuit and waveforms







Fig11. Switching Time Test Circuit and waveforms



TO-220AB Package Outline Data



Symbol	Dimensions (unit: mm)		
	Min	Typ	Max
A	4.30	4.52	4.70
A1	1.15	1.30	1.40
A2	2.20	2.40	2.60
b	0.70	0.80	1.00
b2	1.17	1.32	1.50
c	0.45	0.50	0.61
D	15.30	15.65	15.90
D1	9.00	9.20	9.40
DEP	0.05	0.10	0.25
E	9.66	9.90	10.28
E1	-	8.70	-
E2	9.80	10.00	10.20
φP1	1.40	1.50	1.60
e	2.54 BSC		
e1	5.08 BSC		
H1	6.40	6.50	6.80
L	12.70	-	14.27
L1	-	-	3.95
L2	2.40	2.50	2.60
φP	3.53	3.60	3.70
Q	2.70	2.80	2.90
θ1	5 °	7 °	9 °
θ2	1 °	3 °	5 °

Notes:

1. Refer to JEDEC TO-220 variation AB
2. Dimension "D" and "E" do NOT include mold flash. Mold flash shall not exceed 0.127mm per side.

Customer Service

Sales and Service:

sales@vgsemi.com

Vanguard Semiconductor CO., LTD

TEL: (86-755) -26902410

FAX: (86-755) -26907027

WEB: www.vgsemi.com