



**VT82C693A**

**Apollo Pro133**

**66 / 100 / 133 MHz**

**Single-Chip Slot-1 / Socket-370 North Bridge  
for Desktop and Mobile PC Systems**

**with AGP 2x and PCI**

**plus Advanced ECC Memory Controller  
supporting SDRAM, VCM, EDO, and FPG DRAM**

Revision 1.0  
July 22, 1999

**VIA TECHNOLOGIES, INC.**

## Copyright Notice:

Copyright © 1997, 1998, 1999 VIA Technologies Incorporated. Printed in the United States. ALL RIGHTS RESERVED.

No part of this document may be reproduced, transmitted, transcribed, stored in a retrieval system, or translated into any language, in any form or by any means, electronic, mechanical, magnetic, optical, chemical, manual or otherwise without the prior written permission of VIA Technologies Incorporated.

VT8501, VT82C585, VT82C586B, VT82C587, VT82C590, VT82C595, VT82C596B, VT82C597, VT82C598, VT82C680, VT82C685, VT82C686B, VT82C687, VT82C691, VT82C692, VT82C693, VT82C693A, VT82C694, VT82C694A, VT82C694X, VT8601, Mobile South, Super South, Apollo VP, Apollo VPX, Apollo VP2, Apollo VP3, Apollo MVP3, Apollo MVP4, Apollo P6, Apollo Pro, Apollo Pro133, Apollo Pro133A and Apollo ProMedia may only be used to identify products of VIA Technologies.

PS/2™ is a registered trademark of International Business Machines Corp.

Pentium™, Celeron™, MMX™, and Intel™ are registered trademarks of Intel Corp.

Cyrix6x86™ is a registered trademark of Cyrix Corp.

AMD5x86™, AMD6x86™, AMD-K5™, and AMD-K6™ are registered trademarks of Advanced Micro Devices Corp.

Windows 95™ and Plug and Play™ are registered trademarks of Microsoft Corp.

PCI™ is a registered trademark of the PCI Special Interest Group.

VESA™ is a trademark of the Video Electronics Standards Association.

All trademarks are the properties of their respective owners.

## Disclaimer Notice:

No license is granted, implied or otherwise, under any patent or patent rights of VIA Technologies. VIA Technologies makes no warranties, implied or otherwise, in regard to this document and to the products described in this document. The information provided by this document is believed to be accurate and reliable to the publication date of this document. However, VIA Technologies assumes no responsibility for any errors in this document. Furthermore, VIA Technologies assumes no responsibility for the use or misuse of the information in this document and for any patent infringements that may arise from the use of this document. The information and product specifications within this document are subject to change at any time, without notice and without obligation to notify any person of such change.

## Offices:

### USA Office:

1045 Mission Court

Fremont, CA 94539

USA

Tel: (510) 683-3300

Fax: (510) 683-3301

### Taipei Office:

8<sup>th</sup> Floor, No. 533

Chung-Cheng Road, Hsin-Tien

Taipei, Taiwan ROC

Tel: (886-2) 2218-5452

Fax: (886-2) 2218-5453

## Online Services:

Home Page: <http://www.via.com.tw> (Taiwan) –or- <http://www.viatech.com> (USA)

FTP Server: <ftp.via.com.tw> (Taiwan)

BBS: 886-2-2185208

## REVISION HISTORY

Document Release	Date	Revision	Initials
0.1	12/9/98	Initial internal release as VT82C694	EC
0.2	12/31/98	Changed part number to VT82C693A Fixed definition of strapping option on MAB8# Fixed pin numbers of RESET#, PREQ#, and REQ0# Updated register definitions: Device 0 Rx68[1-0], Rx69[5], Rx50[3-1], Rx53[5], Rx69[6-5,1], Rx7A[4-1], RxF8-F9, RxAD, Device 1 Rx2 (Device ID=8691), Rx4[5], Rx41[0], Rx42[0]	DH
0.21	1/6/99	Fixed minor typo in AGP feature bullets	DH
0.22	1/13/99	Fixed placement diagram in pin descriptions	DH
0.3	4/1/99	Fixed typo in pinout section footer Changed pin AC4 from SUSCLK to PCKRUN# Added DCLKRD function to pin AB22 (MAA14) Updated function 0 registers Rx50[5,3-1], 51[5,2-1], 53[5-3, 67-64[2], 69[7-5,1], 6B[5,3-1], 6C[4], 73[4], 76[7], 7A[3], AD[4], F9, FC	DH
0.4	5/26/99	Updated & fixed typos in feature bullets and intro Modified device 0 Rx6[6], 8 default, 68[1-0], 69[7-6], 70[3], 72[7], 76[5-4], A7 readback value, FC[1-0], FD[2-0] Modified device 1 Rx2-3 and added 1B and F0-F7	DH
0.5	7/13/99	Added SDRAM AC Timing Fixed AGPREF pin description	DH
0.51	7/15/99	Fixed CPURST# and CPURSTD# pin descriptions and pin directions Added Host CPU Interface AC Timing	DH
1.0	7/22/99	Product announced so "NDA Req'd" watermark removed (content unchanged)	DH

# TABLE OF CONTENTS

<b>REVISION HISTORY</b> .....	<b>I</b>
<b>TABLE OF CONTENTS</b> .....	<b>II</b>
<b>LIST OF FIGURES</b> .....	<b>III</b>
<b>LIST OF TABLES</b> .....	<b>IV</b>
<b>APOLLO PRO133</b> .....	<b>1</b>
<b>OVERVIEW</b> .....	<b>4</b>
<b>PINOUTS</b> .....	<b>6</b>
<b>PIN DESCRIPTIONS</b> .....	<b>9</b>
<b>REGISTERS</b> .....	<b>17</b>
<b>REGISTER OVERVIEW</b> .....	<b>17</b>
<b>MISCELLANEOUS I/O</b> .....	<b>20</b>
<b>CONFIGURATION SPACE I/O</b> .....	<b>20</b>
<b>REGISTER DESCRIPTIONS</b> .....	<b>21</b>
<b>Device 0 Header Registers - Host Bridge</b> .....	<b>21</b>
<b>Device 0 Configuration Registers - Host Bridge</b> .....	<b>23</b>
Host CPU Control .....	23
DRAM Control .....	25
PCI Bus Control .....	32
GART / Graphics Aperture Control .....	36
AGP Control .....	38
<b>Device 1 Header Registers - PCI-to-PCI Bridge</b> .....	<b>40</b>
<b>Device 1 Configuration Registers - PCI-to-PCI Bridge</b> .....	<b>42</b>
AGP Bus Control .....	42
<b>ELECTRICAL SPECIFICATIONS</b> .....	<b>44</b>
<b>ABSOLUTE MAXIMUM RATINGS</b> .....	<b>44</b>
<b>DC CHARACTERISTICS</b> .....	<b>44</b>
<b>AC TIMING SPECIFICATIONS</b> .....	<b>44</b>
<b>MECHANICAL SPECIFICATIONS</b> .....	<b>46</b>

## LIST OF FIGURES

FIGURE 1. APOLLO PRO133 SYSTEM BLOCK DIAGRAM USING THE VT82C596B MOBILE SOUTH BRIDGE .....	4
FIGURE 2. <u>VT82C693A</u> BALL DIAGRAM (TOP VIEW).....	6
FIGURE 3. <u>VT82C693A</u> PIN LIST ( <u>NUMERICAL ORDER</u> ) .....	7
FIGURE 4. <u>VT82C693A</u> PIN LIST ( <u>ALPHABETICAL ORDER</u> ).....	8
FIGURE 5. GRAPHICS APERTURE ADDRESS TRANSLATION .....	36
FIGURE 6. MECHANICAL SPECIFICATIONS - 492-PIN BALL GRID ARRAY PACKAGE .....	46

## **LIST OF TABLES**

<b>TABLE 1. VT82C693A PIN DESCRIPTIONS.....</b>	<b>9</b>
<b>TABLE 2. VT82C693A REGISTERS .....</b>	<b>17</b>
<b>TABLE 3. RX50 PROGRAMMING CONSTRAINTS.....</b>	<b>23</b>
<b>TABLE 4. SYSTEM MEMORY MAP.....</b>	<b>25</b>
<b>TABLE 5. MEMORY ADDRESS MAPPING TABLE .....</b>	<b>25</b>
<b>TABLE 6. VGA/MDA MEMORY/IO REDIRECTION.....</b>	<b>42</b>
<b>TABLE 7. AC TIMING MIN / MAX CONDITIONS.....</b>	<b>44</b>
<b>TABLE 8. AC CHARACTERISTICS – HOST CPU INTERFACE TIMING .....</b>	<b>45</b>
<b>TABLE 9. AC CHARACTERISTICS – SDRAM TIMING .....</b>	<b>45</b>

# VIA VT82C693A APOLLO PRO133

66 / 100 / 133 MHz

Single-Chip Slot-1 / Socket-370 North Bridge  
for Desktop and Mobile PC Systems  
with AGP 2x and PCI  
plus Advanced ECC Memory Controller  
supporting SDRAM, VCM, EDO, and FPG

- **AGP / PCI / ISA Mobile and Deep Green PC Ready**

- GTL+ compliant host bus supports write-combine cycles
- Supports separately powered 3.3V (5V tolerant) interface to system memory, AGP, and PCI bus
- Modular power management and clock control for mobile system applications
- Combine with VIA VT82C596B south bridge chip for state-of-the-art system power management

- **High Integration**

- Single chip implementation for 64-bit Slot-1/Socket-370 CPU, 64-bit system memory, 32-bit PCI and 32-bit AGP interfaces
- **Apollo Pro133** Chipset: **VT82C693A** system controller and **VT82C596B** PCI to ISA bridge
- Chipset includes UltraDMA-33/66 EIDE, USB, and Keyboard / PS2-Mouse Interfaces plus RTC / CMOS on chip

- **High Performance CPU Interface**

- Supports Slot-1 and Socket-370 (Intel Pentium II™, Pentium III™ and Celeron™) processors
- 66 / 100 / 133 MHz CPU Front Side Bus (FSB)
- Built-in PLL (Phase Lock Loop) circuitry for optimal skew control within and between clocking regions
- Five outstanding transactions (four In-Order Queue (IOQ) plus one input latch)
- Supports WC (Write Combining) cycles
- Dynamic deferred transaction support
- Sleep mode support
- System management interrupt, memory remap and STPCLK mechanism

## • Full Featured Accelerated Graphics Port (AGP) Controller

- Synchronous and pseudo-synchronous with the host CPU bus with optimal skew control
 

<u>PCI</u>	<u>AGP</u>	<u>CPU</u>	<u>Mode</u>
33 MHz	66 MHz	133 MHz	4x synchronous
33 MHz	66 MHz	100 MHz	3x synchronous
33 MHz	66 MHz	66 MHz	2x synchronous
- AGP v2.0 compliant
- Supports SideBand Addressing (SBA) mode (non-multiplexed address / data)
- Supports 133MHz 2X mode for AD and SBA signaling
- Pipelined split-transaction long-burst transfers up to 533 MB/sec
- Eight level read request queue
- Four level posted-write request queue
- Thirty-two level (quadwords) read data FIFO (256 bytes)
- Sixteen level (quadwords) write data FIFO (128 bytes)
- Intelligent request reordering for maximum AGP bus utilization
- Supports Flush/Fence commands
- Graphics Address Relocation Table (GART)
  - One level TLB structure
  - Sixteen entry fully associative page table
  - LRU replacement scheme
  - Independent GART lookup control for host / AGP / PCI master accesses
- Windows 95 OSR-2 VXD and integrated Windows 98 / NT5 miniport driver support

## • Concurrent PCI Bus Controller

- PCI buses are synchronous / pseudo-synchronous to host CPU bus
- 33 MHz operation on the primary PCI bus
- 66 MHz PCI operation on the AGP bus
- PCI-to-PCI bridge configuration on the 66MHz PCI bus
- Supports up to five PCI masters
- Peer concurrency
- Concurrent multiple PCI master transactions; i.e., allow PCI masters from both PCI buses active at the same time
- Zero wait state PCI master and slave burst transfer rate
- PCI to system memory data streaming up to 132Mbyte/sec
- PCI master snoop ahead and snoop filtering
- Two lines of CPU to PCI posted write buffers
- Byte merging in the write buffers to reduce the number of PCI cycles and to create further PCI bursting possibilities
- Enhanced PCI command optimization (MRL, MRM, MWI, etc.)
- Forty-eight levels (double-words) of post write buffers from PCI masters to DRAM
- Sixteen levels (double-words) of prefetch buffers from DRAM for access by PCI masters
- Delay transaction from PCI master accessing DRAM
- Read caching for PCI master reading DRAM
- Transaction timer for fair arbitration between PCI masters (granularity of two PCI clocks)
- Symmetric arbitration between Host/PCI bus for optimized system performance
- Complete steerable PCI interrupts
- PCI-2.2 compliant, 32 bit 3.3V PCI interface with 5V tolerant inputs



- **Advanced High-Performance DRAM Controller**

- DRAM interface synchronous with host CPU (66/100/133 MHz) or AGP (66MHz) for most flexible configuration
- DRAM interface may be faster than CPU by 33 MHz to allow use of PC100 with 66 MHz Celeron or use of PC133 with 100 MHz Pentium II or Pentium III
- DRAM interface may be slower than CPU by 33 MHz to allow use of older memory modules with a new CPU
- Concurrent CPU, AGP, and PCI access
- Supports FP, EDO, SDRAM and VCM SDRAM memory types
- Different DRAM types may be used in mixed combinations
- Different DRAM timing for each bank
- Dynamic Clock Enable (CKE) control for SDRAM power reduction in high speed systems
- Mixed 1M / 2M / 4M / 8M / 16M / 32MxN DRAMs
- 8 banks up to 1.5 GB DRAMs (256Mb DRAM technology)
- Flexible row and column addresses
- 64-bit data width only
- 3.3V DRAM interface with 5V-tolerant inputs
- Programmable I/O drive capability for MA, command, and MD signals
- Dual copies of MA signals for improved drive
- Optional bank-by-bank ECC (single-bit error correction and multi-bit error detection) or EC (error checking only) for DRAM integrity
- Two-bank interleaving for 16Mbit SDRAM support
- Two-bank and four bank interleaving for 64Mbit SDRAM support
- Supports maximum 8-bank interleave (i.e., 8 pages open simultaneously); banks are allocated based on LRU
- Independent SDRAM control for each bank
- Seamless DRAM command scheduling for maximum DRAM bus utilization (e.g., precharge other banks while accessing the current bank)
- Four cache lines (16 quadwords) of CPU to DRAM write buffers
- Four cache lines of CPU to DRAM read prefetch buffers
- Read around write capability for non-stalled CPU read
- Speculative DRAM read before snoop result
- Burst read and write operation
- x-2-2-2-2-2-2 back-to-back accesses for EDO DRAM from CPU or from DRAM controller
- x-1-1-1-1-1-1 back-to-back accesses for SDRAM
- BIOS shadow at 16KB increment
- Decoupled and burst DRAM refresh with staggered RAS timing
- CAS before RAS or self refresh

- **Advanced System Power Management Support**

- Dynamic power down of SDRAM (CKE)
- Independent clock stop controls for CPU / SDRAM, AGP, and PCI bus
- PCI and AGP bus clock run and clock generator control
- VTT suspend power plane preserves memory data
- Suspend-to-DRAM and Self-Refresh operation
- EDO self-refresh and SDRAM self-refresh power down
- 8 bytes of BIOS scratch registers
- Low-leakage I/O pads


- **Built-in NAND-tree pin scan test capability**

- **3.3V, 0.35um, high speed / low power CMOS process**

- **35 x 35 mm, 492 pin BGA Package**

## OVERVIEW

The *Apollo Pro133* is a high performance, cost-effective and energy efficient chip set for the implementation of AGP / PCI / ISA desktop personal computer systems from 66 MHz, 100 MHz and 133 MHz based on 64-bit Socket-370 and Slot-1 (Intel Pentium-II, Pentium III, and Celeron) super-scalar processors.



**Figure 1. Apollo Pro133 System Block Diagram Using the VT82C596B Mobile South Bridge**

The Apollo Pro133 chip set consists of the VT82C693A system controller (492 pin BGA) and the VT82C596B PCI to ISA bridge (324 pin BGA). The system controller provides superior performance between the CPU, DRAM, AGP bus, and PCI bus with pipelined, burst, and concurrent operation.

The VT82C693A supports eight banks of DRAMs up to 1.5GB. The DRAM controller supports standard Fast Page Mode (FPM) DRAM, EDO-DRAM, Synchronous DRAM (SDRAM) and Virtual Channel SDRAM (VC SDRAM), in a flexible mix / match manner. The Synchronous DRAM interface allows zero wait state bursting between the DRAM and the data buffers at 66/100/133 MHz. The eight banks of DRAM can be composed of an arbitrary mixture of 1M / 2M / 4M / 8M / 16M / 32MxN DRAMs. The DRAM controller also supports optional ECC (single-bit error correction and multi-bit detection) or EC (error checking) capability separately selectable on a bank-by-bank basis. The DRAM controller can run at either the host CPU bus frequency (66 /100 /133 MHz) or at the AGP bus frequency (66 MHz) with built-in PLL timing control.

The VT82C693A system controller also supports full AGP v2.0 capability for maximum bus utilization including 2x mode transfers, SBA (SideBand Addressing), Flush/Fence commands, and pipelined grants. An eight level request queue plus a four level post-write request queue with thirty-two and sixteen quadwords of read and write data FIFO's respectively are included for deep pipelined and split AGP transactions. A single-level GART TLB with 16 full associative entries and flexible CPU / AGP / PCI remapping control is also provided for operation under protected mode operating environments. Both Windows-95 VXD and Windows-98 / NT5 miniport drivers are supported for interoperability with major AGP-based 3D and DVD-capable multimedia accelerators.

The VT82C693A supports two 32-bit 3.3 / 5V system buses (one AGP and one PCI) that are synchronous / pseudo-synchronous to the CPU bus. The chip also contains a built-in bus-to-bus bridge to allow simultaneous concurrent operations on each bus. Five levels (doublewords) of post write buffers are included to allow for concurrent CPU and PCI operation. For PCI master operation, forty-eight levels (doublewords) of post write buffers and sixteen levels (doublewords) of prefetch buffers are included for concurrent PCI bus and DRAM/cache accesses. The chip also supports enhanced PCI bus commands such as Memory-Read-Line, Memory-Read-Multiple and Memory-Write-Invalid commands to minimize snoop overhead. In addition, advanced features are supported such as snoop ahead, snoop filtering, L1 write-back forward to PCI master, and L1 write-back merged with PCI post

write buffers to minimize PCI master read latency and DRAM utilization. Delay transaction and read caching mechanisms are also implemented for further improvement of overall system performance.

The 324-pin Ball Grid Array VT82C596B PCI to ISA bridge supports four levels (doublewords) of line buffers, type F DMA transfers and delay transaction to allow efficient PCI bus utilization and (PCI-2.2 compliant). The VT82C596B also includes an integrated keyboard controller with PS2 mouse support, integrated DS12885 style real time clock with extended 256 byte CMOS RAM, integrated master mode enhanced IDE controller with full scatter / gather capability and extension to UltraDMA-33/66 for 33/66 MB/sec transfer rate, integrated USB interface with root hub and two function ports with built-in physical layer transceivers, Distributed DMA support, and OnNow / ACPI compliant advanced configuration and power management interface.

For sophisticated power management, the Apollo Pro133 provides independent clock stop control for the CPU / SDRAM, PCI, and AGP buses and Dynamic CKE control for powering down of the SDRAM. A separate suspend-well plane is implemented for the SDRAM control signals for Suspend-to-DRAM operation. Coupled with the VT82C596B south bridge chip, a complete power conscious PC main board can be implemented with no external TTLs.

The Apollo Pro133 chipset is ideal for high performance, high quality, high energy efficient and high integration desktop and notebook AGP / PCI / ISA computer systems.

# PINOUTS

**Figure 2. VT82C693A Ball Diagram (Top View)**

Key	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26		
<b>A</b>	GND	AD20	REQ0#	AD25	AD29	RESET#	HD56#	HD62#	HD55#	HD54#	HD49#	HD47#	HD40#	GND	HD33#	HD31#	HD27#	HD19#	HD20#	HD10#	HD6#	HD3#	HA29#	HA24#	HA22#	GND		
<b>B</b>	VCC	PCLK	AD22	AD27	AD28	PREQ#	HD50#	HD61#	HD63#	HD53#	HD48#	HD42#	HD36#	HD43#	HD32#	HD29#	HD25#	HD21#	HD18#	HD12#	HD8#	HD0#	CPU RST#	HA27#	HA20#	BREQ 0#		
<b>C</b>	AD19	PCIREF	AD21	CBE3#	GND	AD31	REQ1#	HD52#	GND	HD60#	HD59#	HD51#	HD44#	HD37#	HD28#	HD26#	HD22#	GND	HD17#	HD7#	HD5#	GND	HA26#	HA28#	HA23#	HA21#		
<b>D</b>	AD16	AD18	AD17	AD23	AD26	PGNT#	GNT1#	REQ3#	HD58#	REQ4#	HD46#	HD41#	HD39#	HD34#	HD35#	HD30#	HD24#	HD16#	HD15#	HD14#	HD4#	HD1#	HA31#	HA25#	HA18#	HA19#		
<b>E</b>	FRM#	IRDY#	GND	CBE2#	AD24	AD30	GNT0#	GNT3#	GNT4#	GNT2#	HD57#	GND	HD45#	HD38#	GND	GTL REF	HD23#	HD13#	HD11#	HD9#	HD2#	HA30#	HA15#	GND	HA17#	HA16#		
<b>F</b>	SERR#	LOCK#	DEV SEL#	STOP#	TRDY#	GND	VCC	GND	VCC	REQ2#	11	12	13	14	15	16	VTT	VCC	GND	VCC	GND	HA11#	HA12#	HA13#	HA14#	HA8#		
<b>G</b>	AD13	AD14	CBE1#	AD15	PAR	VCC	G7	8	9	10							17	18	19	G20	VCC	HA10#	HA5#	HA7#	HA3#	HA9#		
<b>H</b>	AD8	AD7	AD10	AD12	AD11	GND	H	9												H	GND	HA4#	HA6#	BNR#	H TRDY#	BPRI#		
<b>J</b>	AD5	AD6	GND	CBE0#	AD9	VCC	J	PCI Pins												J	VCC	HREQ 0#	HREQ 1#	GND	HREQ 4#	DEFER#		
<b>K</b>	SBA0	AD1	AD3	AD2	AD4	AD0	K	PCI Pins			K10	11	12	13	14	15	16			K17	PCI Pins	K	ADS#	HLOCK#	DRDY#	HREQ 2#	HREQ 3#	RS0#
<b>L</b>	ST2	ST1	GGNT#	ST0	GREQ#	L					L	VCC	GND	VCC	VCC	GND	VCC			L		L	HITM#	DBSY#	HIT#	RS2#	RS1#	
<b>M</b>	SBA2	SBA1	GPIPE#	GRBF#	GND	M					M	GND	VCC	GND	GND	VCC	GND			M		M	GND	GTL REF	VTT	TEST IN#	CPU RSTD#	
<b>N</b>	GND	SBA3	SBS#	AGP REF	GCLK	N					N	VCC	GND	GND	GND	GND	VCC			N		N	VCCA	HCLK	GND	MD63	VCC	
<b>P</b>	VCC	SBA4	SBA6	SBA5	GCLK0	P					P	VCC	GND	GND	GND	GND	VCC			P		P	NC	MD62	MD30	MD31	GND	
<b>R</b>	SBA7	GD31	GD29	GD30	GND	R					R	GND	VCC	GND	GND	VCC	GND			R		R	GND	MD28	MD60	MD61	MD29	
<b>T</b>	GD27	GD26	GD24	GD25	GDS1#	T					T	VCC	GND	VCC	VCC	GND	VCC			T		T	MD57	MD58	MD25	MD26	MD59	
<b>U</b>	GD23	GBE3#	GD22	GD21	GD19	GD28	U	AGP Pins			U10	11	12	13	14	15	16			U17	DRAM Pins	U	MD27	MD22	MD56	MD55	MD23	MD24
<b>V</b>	GD20	GD17	GND	GBE2#	G IRDY#	VCC	V	AGP Pins			V	VCC								V		V	VCC	MD19	MD20	GND	MD21	MD54
<b>W</b>	GD16	GD18	GFRM#	G TRDY#	GDEV SEL#	GND	W				W	GND								W		W	GND	MD18	MD50	MD51	MD53	MD52
<b>Y</b>	G STOP#	GPAR	GD15	GBE1#	GD14	VCCA	Y7	8	9	10										Y20	VCCA	MECC3	MD16	MD48	MD49	MD17		
<b>AA</b>	GD13	GD12	GD10	GD11	GD9	GND	VCC	GND	VCC	MECC5	11	12	13	14	15	16	SRAS B#	VCC	GND	VCC	GND	CAS A2#	MECC6	CAS A3#	MECC2	MECC7		
<b>AB</b>	GD8	GBE0#	GND	GD7	GD0	MD2	MD37	MD40	MD41	MD44	MD14	GND	SCAS B#	RAS A0#	GND	MA A1	MA B3#	MA B6#	MA B7#	MA B10	DCLK O	MA A14	RAS B5#	GND	GND	CAS A7#		
<b>AC</b>	GD6	GDS0#	GD5	PCK RUN#	MD0	MD3	MD38	MD7	MD42	MD45	MD15	SWEB#	CAS A5#	CAS A1#	RAS A3#	MA B1#	MA A3	MA A7	MA A8	MA B9#	MA A12	CKE0#	CKE4#	RAS B3#	CAS A6#	RAS B4#		
<b>AD</b>	GD4	GD3	GD2	SU STAT#	GND	MD35	MD5	MD8	GND	MD12	MD47	MECC1	CAS A4#	CAS B1#	RAS A4#	MA B0#	MA A2	GND	MA B5#	MA A10	MA B12#	GND	CKE3#	RAS B1#	DCLK WR	RAS B2#		
<b>AE</b>	VCC	GD1	WSC#	MD33	MD1	MD36	MD6	MD10	MD43	MD13	MECC4	SWEA#	CAS B5#	CAS A0#	RAS A2#	RAS A5#	MA A2	MA B4#	MA A5	MA A9	MA B11#	NC	NC	CKE2#	RAS B0#	VCC		
<b>AF</b>	GND	VCC	PWR OK	MD32	MD34	MD4	MD39	MD9	MD11	MD46	MECC0	SCAS A#	GND	VCC	RAS A1#	SRAS A#	MA A0	MA A4	MA A6	MA B8#	MA A11	MA B13#	CKE1#	CKE5#	MA A13	GND		






## PIN DESCRIPTIONS

**Table 1. VT82C693A Pin Descriptions**

<b>CPU Interface</b>																					
<u>Signal Name</u>	<u>Pin #</u>	<u>I/O</u>	<u>Signal Description</u>																		
<b>HA[31:3]#</b>	(see pinout tables)	IO	<b>Host Address Bus.</b> HA[31:3] connect to the address bus of the host CPU. During CPU cycles HA[31:3] are inputs. These signals are driven by the VT82C693A during cache snooping operations.																		
<b>HD[63:0]#</b>	(see pinout tables)	IO	<b>Host CPU Data.</b> These signals are connected to the CPU data bus.																		
<b>ADS#</b>	K21	IO	<b>Address Strobe.</b> The CPU asserts ADS# in T1 of the CPU bus cycle.																		
<b>BNR#</b>	H24	IO	<b>Block Next Request.</b> Used to block the current request bus owner from issuing new requests. This signal is used to dynamically control the processor bus pipeline depth.																		
<b>BPRI#</b>	H26	IO	<b>Priority Agent Bus Request.</b> The owner of this signal will always be the next bus owner. This signal has priority over symmetric bus requests and causes the current symmetric owner to stop issuing new transactions unless the HLOCK# signal is asserted. The VT82C693A drives this signal to gain control of the processor bus.																		
<b>DBSY#</b>	L23	IO	<b>Data Bus Busy.</b> Used by the data bus owner to hold the data bus for transfers requiring more than one cycle.																		
<b>DEFER#</b>	J26	IO	<b>Defer.</b> The VT82C693A uses a dynamic deferring policy to optimize system performance. The VT82C693A also uses the DEFER# signal to indicate a processor retry response.																		
<b>DRDY#</b>	K23	IO	<b>Data Ready.</b> Asserted for each cycle that data is transferred.																		
<b>HIT#</b>	L24	IO	<b>Hit.</b> Indicates that a cacheing agent holds an unmodified version of the requested line. Also driven in conjunction with HITM# by the target to extend the snoop window.																		
<b>HITM#</b>	L22	I	<b>Hit Modified.</b> Asserted by the CPU to indicate that the address presented with the last assertion of EADS# is modified in the L1 cache and needs to be written back.																		
<b>HLOCK#</b>	K22	I	<b>Host Lock.</b> All CPU cycles sampled with the assertion of HLOCK# and ADS# until the negation of HLOCK# must be atomic.																		
<b>HREQ[4:0]#</b>	J25, K25, K24, J23, J22	IO	<b>Request Command.</b> Asserted during both clocks of the request phase. In the first clock, the signals define the transaction type to a level of detail that is sufficient to begin a snoop request. In the second clock, the signals carry additional information to define the complete transaction type.																		
<b>BREQ0#</b>	B26	O	<b>Bus Request 0.</b> Bus request output to CPU.																		
<b>HTRDY#</b>	H25	IO	<b>Host Target Ready.</b> Indicates that the target of the processor transaction is able to enter the data transfer phase.																		
<b>RS[2:0]#</b>	L25, L26, K26	IO	<b>Response Signals.</b> Indicates the type of response per the table below: <table style="margin-left: 20px; border: none;"> <thead> <tr> <th style="text-align: left; padding: 2px;"><u>RS[2:0]#</u></th> <th style="text-align: left; padding: 2px;"><u>Response type</u></th> </tr> </thead> <tbody> <tr><td style="padding: 2px;">000</td><td style="padding: 2px;">Idle State</td></tr> <tr><td style="padding: 2px;">001</td><td style="padding: 2px;">Retry Response</td></tr> <tr><td style="padding: 2px;">010</td><td style="padding: 2px;">Defer Response</td></tr> <tr><td style="padding: 2px;">011</td><td style="padding: 2px;">Reserved</td></tr> <tr><td style="padding: 2px;">100</td><td style="padding: 2px;">Hard Failure</td></tr> <tr><td style="padding: 2px;">101</td><td style="padding: 2px;">Normal Without Data</td></tr> <tr><td style="padding: 2px;">110</td><td style="padding: 2px;">Implicit Writeback</td></tr> <tr><td style="padding: 2px;">111</td><td style="padding: 2px;">Normal With Data</td></tr> </tbody> </table>	<u>RS[2:0]#</u>	<u>Response type</u>	000	Idle State	001	Retry Response	010	Defer Response	011	Reserved	100	Hard Failure	101	Normal Without Data	110	Implicit Writeback	111	Normal With Data
<u>RS[2:0]#</u>	<u>Response type</u>																				
000	Idle State																				
001	Retry Response																				
010	Defer Response																				
011	Reserved																				
100	Hard Failure																				
101	Normal Without Data																				
110	Implicit Writeback																				
111	Normal With Data																				
<b>CPURST#</b>	B23	O	<b>CPU Reset.</b> Reset output to CPU.																		
<b>CPURSTD#</b>	M26	O	<b>CPU Reset Delayed.</b> Reset output to CPU delayed by 2T.																		

Note: Clocking of the CPU and cache interfaces is performed with HCLK. See the clock pin group at the end of the pin descriptions section for descriptions of the clock input pins.

The VT82C693A pinouts were defined assuming the ATX PCB layout model shown below (and general pin layout shown) as a guide for PCB component placement. Other PCB layouts (AT, LPX, and NLX) were also considered and can typically follow the same general component placement.





<b>DRAM Interface</b>																											
<b>Signal Name</b>	<b>Pin #</b>	<b>I/O</b>	<b>Signal Description</b>																								
<b>MD[63:0]</b>	(see pinout tables)	IO	<b>Memory Data.</b> These signals are connected to the DRAM data bus.  Note: MD0 is internally pulled up for use in EDO memory type detection.																								
<b>MECC[7:0]</b>	AA26, AA23, AA10, AE11, Y22, AA25, AD12, AF11	IO	<b>DRAM ECC or EC Data</b> (Rx78[0]=0)																								
<b>MAA[14] / DCLKRD, MAA[13:0]</b>	AB22, AF25, AC21, AF21, AD20, AE20, AC19, AC18, AF19, AE19, AF18, AC17, AE17, AB16, AF17	O / I O	<b>Memory Address A.</b> DRAM address lines (two sets for better drive). There are 15 address lines to provide support for 256Mb SDRAMs.																								
<b>MAB[13]#, MAB[12]# / strap, MAB[11]# / strap, MAB[10] / strap, MAB[9]# / strap, MAB[8]# / strap, MAB[7]# / strap, MAB[6]# / strap, MAB[5:0]#</b>	AF22, AD21, AE21, AB20, AC20, AF20, AB19, AB18, AD19, AE18, AB17, AD17, AC16, AD16	O	<b>Memory Address B.</b> DRAM address lines (two sets for better drive). Note that this set of memory address pins is opposite polarity from the "A" set (except for MAB10 which must be positive polarity because it is used for the SDRAM Precharge command). Selected pins are also used for strap options: <table border="0" style="margin-left: 20px;"> <thead> <tr> <th></th> <th style="text-align: center;">Bit</th> <th style="text-align: center;">Internal PU/PD</th> </tr> </thead> <tbody> <tr> <td>MAB12# CPU Bus Frequency Select 0</td> <td style="text-align: center;">Rx68[0]</td> <td style="text-align: center;">PD</td> </tr> <tr> <td>MAB11# In-Order Queue Depth Enable</td> <td style="text-align: center;">Rx50[7]</td> <td style="text-align: center;">PU</td> </tr> <tr> <td>MAB10 Quick Start Select</td> <td style="text-align: center;">Rx52[5]</td> <td style="text-align: center;">PD</td> </tr> <tr> <td>MAB9# AGP Disable</td> <td style="text-align: center;">RxAC[7]</td> <td style="text-align: center;">PD</td> </tr> <tr> <td>MAB8# CPU Bus Frequency Select 1</td> <td style="text-align: center;">Rx68[1]</td> <td style="text-align: center;">PD</td> </tr> <tr> <td>MAB7# Memory Module Configuration</td> <td style="text-align: center;">Rx6B[4]</td> <td style="text-align: center;">PD</td> </tr> <tr> <td>MAB6# GTL I/O Buffer Pullup</td> <td style="text-align: center;">Rx52[7]</td> <td style="text-align: center;">PD</td> </tr> </tbody> </table>		Bit	Internal PU/PD	MAB12# CPU Bus Frequency Select 0	Rx68[0]	PD	MAB11# In-Order Queue Depth Enable	Rx50[7]	PU	MAB10 Quick Start Select	Rx52[5]	PD	MAB9# AGP Disable	RxAC[7]	PD	MAB8# CPU Bus Frequency Select 1	Rx68[1]	PD	MAB7# Memory Module Configuration	Rx6B[4]	PD	MAB6# GTL I/O Buffer Pullup	Rx52[7]	PD
	Bit	Internal PU/PD																									
MAB12# CPU Bus Frequency Select 0	Rx68[0]	PD																									
MAB11# In-Order Queue Depth Enable	Rx50[7]	PU																									
MAB10 Quick Start Select	Rx52[5]	PD																									
MAB9# AGP Disable	RxAC[7]	PD																									
MAB8# CPU Bus Frequency Select 1	Rx68[1]	PD																									
MAB7# Memory Module Configuration	Rx6B[4]	PD																									
MAB6# GTL I/O Buffer Pullup	Rx52[7]	PD																									
<b>RASA[5:0]# / CSA[5:0]#</b>	AE16, AD15, AC15, AE15, AF15, AB14	O	<b>Multifunction Pins</b> (two sets for better drive) 1. FPG/EDO DRAM: Row Address Strobe of each bank. 2. Synchronous DRAM: Chip select of each bank..																								
<b>RASB[5:0]# / CSB[5:0]#</b>	AB23, AC26, AC24, AD26, AD24, AE25	O	<b>Multifunction Pins</b> (two sets for better drive) 1. FPG/EDO DRAM: Row Address Strobe of each bank. 2. Synchronous DRAM: Chip select of each bank..																								
<b>CASA[7:0]# / DQMA[7:0]#</b>	AB26, AC25, AC13, AD13, AA24, AA22, AC14, AE14	O	<b>Multifunction Pins</b> 1. FPG/EDO DRAM: Column Address Strobe of each byte lane. 2. Synchronous DRAM: Data mask of each byte lane.																								
<b>CASB5# / DQMB5#, CASB1# / DQMB1#</b>	AE13, AD14	O	<b>Multifunction Pins</b> 1. FPG/EDO DRAM 2. Synchronous DRAM																								
<b>SRASA#, SRASB#</b>	AF16, AA17	O	<b>Row Address Command Indicator.</b> (two sets for better drive)																								
<b>SCASA#, SCASB#</b>	AF12, AB13	O	<b>Column Address Command Indicator.</b> (two sets for better drive)																								
<b>SWEA# / MWEA#, SWEB# / MWEB#</b>	AE12, AC12	O	<b>Write Enable Command Indicator.</b> (two sets for better drive)																								
<b>CKE0# / FENA, CKE1# / GCKE#, CKE2# / CSB6#, CKE3# / CSB7#, CKE4# / CSA6#, CKE5# / CSA7#</b>	AC22, AF23, AE24, AD23, AC23, AF24	O	<b>Clock Enables.</b> Clock enables for each DRAM bank (Rx78[0]=1) for powering down the SDRAMs in notebook applications. Also used in desktop systems for clock control for reducing power usage and for reducing heat/temperature in high-speed memory systems. Alternate functions: FENA = FET Enable, GCKE# = Global CKE.																								

<b>PCI Bus Interface</b>			
<b>Signal Name</b>	<b>Pin #</b>	<b>I/O</b>	<b>Signal Description</b>
<b>AD[31:0]</b>	(see pinout tables)	IO	<b>Address/Data Bus.</b> The standard PCI address and data lines. The address is driven with FRAME# assertion and data is driven or received in following cycles.
<b>CBE[3:0]#</b>	C4, E4, G3, J4	IO	<b>Command/Byte Enable.</b> Commands are driven with FRAME# assertion. Byte enables corresponding to supplied or requested data are driven on following clocks.
<b>FRAME#</b>	E1	IO	<b>Frame.</b> Assertion indicates the address phase of a PCI transfer. Negation indicates that one more data transfer is desired by the cycle initiator.
<b>IRDY#</b>	E2	IO	<b>Initiator Ready.</b> Asserted when the initiator is ready for data transfer.
<b>TRDY#</b>	F5	IO	<b>Target Ready.</b> Asserted when the target is ready for data transfer.
<b>STOP#</b>	F4	IO	<b>Stop.</b> Asserted by the target to request the master to stop the current transaction.
<b>DEVSEL#</b>	F3	IO	<b>Device Select.</b> This signal is driven by the VT82C693A when a PCI initiator is attempting to access main memory. It is an input when the VT82C693A is acting as a PCI initiator.
<b>PAR</b>	G5	IO	<b>Parity.</b> A single parity bit is provided over AD[31:0] and C/BE[3:0].
<b>SERR#</b>	F1	IO	<b>System Error.</b> VT82C693A will pulse this signal when it detects a system error condition.
<b>LOCK#</b>	F2	IO	<b>Lock.</b> Used to establish, maintain, and release resource lock.
<b>PREQ#</b>	B6	I	<b>South Bridge Request.</b> This signal comes from the South Bridge. PREQ# is the South Bridge request for the PCI bus.
<b>PGNT#</b>	D6	O	<b>South Bridge Grant.</b> This signal driven by the VT82C693A to grant PCI access to the South Bridge.
<b>REQ[4:0]#</b>	D10, D8, F10, C7, A3	I	<b>PCI Master Request.</b> PCI master requests for PCI.
<b>GNT[4:0]#</b>	E9, E8, E10, D7, E7	O	<b>PCI Master Grant.</b> Permission is given to the master to use PCI.
<b>WSC#</b>	AE03	O	<b>Write Snoop Complete.</b> Sideband PCI signal (used on the planar only in multiprocessor configurations) asserted to indicate that all snoop activity on the CPU bus initiated by the last PCI-to-DRAM write is complete and that it is safe to send an APIC interrupt message. Basically this signal is always active except when PCI master write data is not flushed.

Note: Clocking of the PCI interface is performed with PCLK; see the clock pin group at the end of the pin descriptions section for descriptions of the clock input pins.

<b>AGP Bus Interface</b>			
<b>Signal Name</b>	<b>Pin #</b>	<b>I/O</b>	<b>Signal Description</b>
<b>GD[31:0]</b>	(see pinout tables)	IO	<b>Address/Data Bus.</b> The standard AGP/PCI address and data lines. The address is driven with GDS0# and GDS1# assertion for AGP transfers and is driven with GFRM# assertion for PCI transfers.
<b>GDS0#</b>	AC2	IO	<b>Bus Strobe 0 (AGP transactions only).</b> Provides timing for 2x data transfer mode on AD[15:0]. The agent that is providing the data drives this signal.
<b>GDS1#</b>	T5	IO	<b>Bus Strobe 1 (AGP transactions only).</b> Provides timing for 2x data transfer mode on AD[31:16]. The agent that is providing the data drives this signal.
<b>GBE[3:0]#</b>	U2, V4, Y4, AB2	IO	<b>Command/Byte Enable.</b> <b>AGP:</b> These pins provide command information (different commands than for PCI) driven by the master (graphics controller) when requests are being enqueued using PIPE#. These pins provide valid byte information during AGP write transactions and are driven by the master. The target (this chip) drives these lines to "0000" during the return of AGP read data, but the state of these pins is ignored by the AGP master. <b>PCI:</b> Commands are driven with GFRM# assertion. Byte enables corresponding to supplied or requested data are driven on following clocks.
<b>GFRM#</b>	W3	IO	<b>Frame (PCI transactions only).</b> Assertion indicates the address phase of a PCI transfer. Negation indicates that one more data transfer is desired by the cycle initiator.
<b>GIRDY#</b>	V5	IO	<b>Initiator Ready</b> <b>AGP:</b> For write operations, the assertion of this pin indicates that the master is ready to provide <i>all</i> write data for the current transaction. Once this pin is asserted, the master is not allowed to insert wait states. For read operations, the assertion of this pin indicates that the master is ready to transfer a subsequent block of read data. The master is <i>never</i> allowed to insert a wait state during the initial block of a read transaction. However, it may insert wait states after each block transfers. <b>PCI:</b> Asserted when the initiator is ready for data transfer.
<b>GTRDY#</b>	W4	IO	<b>Target Ready:</b> <b>AGP:</b> Indicates that the target is ready to provide read data for the entire transaction (when the transaction can complete within four clocks) or is ready to transfer a (initial or subsequent) block of data when the transfer requires more than four clocks to complete. The target is allowed to insert wait states after each block transfers on both read and write transactions. <b>PCI:</b> Asserted when the target is ready for data transfer.
<b>GSTOP#</b>	Y1	IO	<b>Stop (PCI transactions only).</b> Asserted by the target to request the master to stop the current transaction.
<b>GDSEL#</b>	W5	IO	<b>Device Select (PCI transactions only).</b> This signal is driven by the VT82C693A when a PCI initiator is attempting to access main memory. It is an input when the VT82C693A is acting as PCI initiator. Not used for AGP cycles.

Note: Clocking of the AGP interface is performed with GCLK; see the clock pin group for descriptions of the clock input pins.

Note: PCB Layout Guidelines (reference from AGP specification)

1. Total motherboard trace length 10" max, trace impedance = 65 ohms  $\pm$  15 ohms, minimize signal crosstalk
2. Trace lengths within groups matched to within 2 inches or better  
Groups are:
  - a. GDS0#, GD15-0, GBE1-0#
  - b. GDS1#, GD31-16, GBE3-2#
  - c. SBS#, SBA7-0
3. Ground isolation should be provided around GDS0# and GDS1# to prevent crosstalk with GD[31:0]. Ideally ground traces should be provided adjacent to GDSn# on the same signal layer, but at a minimum wider spaces should be provided on either side (e.g., 16 mil spaces on either side of GDSn# if GDSn# signal traces are 8 mil).

<b>AGP Bus Interface (continued)</b>			
<b>Signal Name</b>	<b>Pin #</b>	<b>IO</b>	<b>Signal Description</b>
<b>GPIPE#</b>	M3	I	<b>Pipelined Request.</b> Asserted by the master (graphics controller) to indicate that a full-width request is to be enqueued by the target VT82C693A. The master enqueues one request each rising edge of GCLK while PIPE# is asserted. When PIPE# is deasserted no new requests are enqueued across the AD bus.
<b>GRBF#</b>	M4	I	<b>Read Buffer Full.</b> Indicates if the master (graphics controller) is ready to accept previously requested low priority read data. When RBF# is asserted, the VT82C693A will not return low priority read data to the master.
<b>SBA[7:0]</b>	R1, P3, P4, P2, N2, M1, M2, K1	I	<b>SideBand Address.</b> Provides an additional bus to pass address and command information from the master (graphics controller) to the target (the VT82C693A). These pins are ignored until enabled.
<b>SBS#</b>	N3	I	<b>Sideband Strobe.</b> Provides timing for SBA[7:0] (driven by the master)
<b>ST[2:0]</b>	L1, L2, L4	O	<p><b>Status (AGP only).</b> Provides information from the arbiter to a master to indicate what it may do. Only valid while GGNT# is asserted.</p> <p>000 Indicates that previously requested low priority read or flush data is being returned to the master (graphics controller).</p> <p>001 Indicates that previously requested high priority read data is being returned to the master.</p> <p>010 Indicates that the master is to provide low priority write data for a previously enqueued write command.</p> <p>011 Indicates that the master is to provide high priority write data for a previously enqueued write command.</p> <p>100 Reserved. (arbiter must not issue, may be defined in the future).</p> <p>101 Reserved. (arbiter must not issue, may be defined in the future).</p> <p>110 Reserved. (arbiter must not issue, may be defined in the future).</p> <p>111 Indicates that the master (graphics controller) has been given permission to start a bus transaction. The master may enqueue AGP requests by asserting PIPE# or start a PCI transaction by asserting GFRM#. ST[2:0] are always outputs from the VT82C693A and inputs to the master.</p>
<b>GREQ#</b>	L5	I	<b>Request.</b> Master request for AGP.
<b>GGNT#</b>	L3	O	<b>Grant.</b> Permission is given to the master to use AGP.
<b>GPAR / GCKRUN#</b>	Y2	IO O	<p>Rx78[1]=0: <b>AGP Parity.</b> A single parity bit is provided over GD[31:0] and GBE[3:0].</p> <p>Rx78[1]=1: <b>AGP Clock Run.</b> Used to stop the AGP bus clock to reduce bus power usage.</p>

Note: For PCI operation on the AGP bus, the following pins are not required:

- PERR# (parity and error reporting not required on transient data devices such as graphics controllers)
- LOCK# (no lock requirement on AGP)
- IDSEL (internally connected to AD16 on AGP-compliant masters)

Note: Separate system interrupts are not provided for AGP. The AGP connector provides interrupts via PCI bus INTA-B#.

Note: The AGP bus supports only one master directly (REQ[3:0]# and GNT[3:0]# are not provided). External logic is required to implement additional master capability. Note that the arbitration mechanism on the AGP bus is different from the PCI bus.

Note: A separate reset is not required for the AGP bus (RESET# resets both PCI and AGP buses)

Note: Two mechanisms are provided by the AGP bus to enqueue master requests: GPIPE# (to send addresses multiplexed on the AD lines) and the SBA port (to send addresses unmultiplexed). AGP masters implement one or the other or select one at initialization time (they are not allowed to change during runtime). Therefore only one of the two will be used and the signals associated with the other will not be used. Therefore the VT82C693A has an internal pullup on GRBF# to maintain it in the de-asserted state in case it is not implemented on the master device.

<b>Clock / Reset Control</b>																												
<u>Signal Name</u>	<u>Pin #</u>	<u>I/O</u>	<u>Signal Description</u>																									
<b>HCLK</b>	N23	I	<b>Host Clock.</b> This pin receives the host CPU clock (66 / 100 MHz). This clock is used by all VT82C693A logic that is in the host CPU domain. The memory interface logic will also use this clock if selected (memory system timing can alternately be selected to use the AGP bus clock). The CPU clock must lead the AGP clock by $0.2 \pm 0.5$ nsec.																									
<b>PCLK</b>	B2	I	<p><b>PCI Clock.</b> This pin receives a buffered host clock divided-by-2 or 3 to create 33 MHz. This clock is used by all of the VT82C693A logic that is in the PCI clock domain. This clock input must be 33 MHz maximum to comply with PCI specification requirements and must be synchronous with the host CPU clock, HCLK, with an HCLK:PCLK frequency ratio of 2:1 or 3:1 as shown in the table below. The host CPU clock must lead the PCI clock by <math>1.5 \pm 0.5</math> nsec.</p> <p><u>Typical Clock Frequency Combinations</u></p> <table border="1"> <thead> <tr> <th><u>Rx68[1:0]</u></th> <th><u>Mode</u></th> <th><u>Host Clock</u></th> <th><u>AGP Clock</u></th> <th><u>PCI Clock</u></th> </tr> </thead> <tbody> <tr> <td>00</td> <td>2x</td> <td>66 MHz</td> <td>66 MHz</td> <td>33 MHz</td> </tr> <tr> <td>01</td> <td>3x</td> <td>100 MHz</td> <td>66 MHz</td> <td>33 MHz</td> </tr> <tr> <td>10</td> <td>4x</td> <td>133 MHz</td> <td>66 MHz</td> <td>33 MHz</td> </tr> <tr> <td>11</td> <td>Reserved</td> <td></td> <td></td> <td></td> </tr> </tbody> </table>	<u>Rx68[1:0]</u>	<u>Mode</u>	<u>Host Clock</u>	<u>AGP Clock</u>	<u>PCI Clock</u>	00	2x	66 MHz	66 MHz	33 MHz	01	3x	100 MHz	66 MHz	33 MHz	10	4x	133 MHz	66 MHz	33 MHz	11	Reserved			
<u>Rx68[1:0]</u>	<u>Mode</u>	<u>Host Clock</u>	<u>AGP Clock</u>	<u>PCI Clock</u>																								
00	2x	66 MHz	66 MHz	33 MHz																								
01	3x	100 MHz	66 MHz	33 MHz																								
10	4x	133 MHz	66 MHz	33 MHz																								
11	Reserved																											
<b>GCLK</b>	N5	I	<b>AGP Clock.</b> This pin receives the AGP bus clock (66 MHz). This clock is used by all VT82C693A logic that is in the AGP clock domain. The AGP clock must be synchronous / pseudo-synchronous to the host CPU clock (selectable as shown in the table below). The CPU clock must lead the AGP clock by $0.2 \pm 0.5$ nsec.																									
<b>GCLKO</b>	P5	O	<b>AGP Clock Feedback.</b>																									
<b>DCLKO</b>	AB21	O	<b>DRAM Clock.</b> Output from internal clock generator to the external clock buffer.																									
<b>DCLKWR</b>	AD25	I	<b>DRAM Clock Input.</b> Input from the external clock buffer.																									
<b>DCLKRD / MAA14</b>	AB22	I / O	<b>DRAM Clock Input.</b> No function (used for chip test). MAA14 if Rx69[5]=1																									
<b>RESET#</b>	A6	I	<b>Reset.</b> Input from south bridge chip. When asserted, this signal resets the VT82C693A and sets all register bits to the default value. The same signal that connects to this pin may also be used (connected through an external inverter) to reset the ISA bus (if implemented). The rising edge of this signal is used to sample all power-up strap options (see HA25-27).																									
<b>PWROK</b>	AF3	I	<b>Power OK.</b>																									
<b>CPURST#</b>	B23	O	<b>CPU Reset.</b> CPU Reset output to the CPU.																									
<b>CPURSTD#</b>	M26	O	<b>CPU Reset Delayed.</b> Reset output delayed 2T from CPURST#. Used to enable an external LV244 buffer for fraction / ratio selection.																									
<b>SUSTAT#</b>	AD4	I	<b>Suspend Status.</b> For implementation of the Suspend-to-DRAM feature. Connect to an external pullup to disable.																									
<b>PCKRUN#</b>	AC4	O	<b>PCI Clock Run.</b> Used to stop the PCI bus clock to reduce bus power usage.																									
<b>GCKRUN# / GPAR</b>	Y2	O / IO	<p>Rx78[1]=1: <b>AGP Clock Run.</b> Used to stop the AGP bus clock to reduce bus power usage.</p> <p>Rx78[1]=0: <b>AGP Parity.</b> A single parity bit is provided over GD[31:0] and GBE[3:0].</p>																									

<b>Power, Ground, No Connects, and Test</b>			
<b>Signal Name</b>	<b>Pin #</b>	<b>I/O</b>	<b>Signal Description</b>
<b>VCC</b>	(see pin list)	P	<b>Power for Internal Logic</b> (3.3V $\pm$ 5%).
<b>GND</b>	(see pin list)	P	<b>Ground</b>
<b>VCCA</b>	N22, Y6, Y21	P	<b>Analog Power</b> (3.3V $\pm$ 5%). For internal clock logic.
<b>GND A</b>	M22, W6, W21	P	<b>Analog Ground.</b> For internal clock logic. Connect to main ground plane.
<b>VTT</b>	F17, M24	P	<b>CPU Interface Termination Voltage</b> (1.5V $\pm$ 10%).
<b>GTLREF</b>	E16, M23	P	<b>CPU Interface GTL+ Voltage Reference.</b> 2/3 VTT $\pm$ 2%
<b>AGPREF</b>	N4	P	<b>AGP Voltage Reference.</b> 0.39 VCC to 0.41 VCC. Typical value is 1.32V (0.40 times 3.3V). This can be provided with a resistive divider on VCC using 270 ohm and 180 ohm (2%) resistors.
<b>PCIREF</b>	C2	P	<b>PCI Voltage Reference.</b> Reference voltage for 5V input tolerance.
<b>NC</b>	P22, AE22, AE23	-	<b>No Connect.</b>
<b>TESTIN#</b>	M25	I	<b>Test Input.</b> NAND tree / tristate mode test select.

# REGISTERS

## Register Overview

The following tables summarize the configuration and I/O registers of the VT82C693A. These tables also document the power-on default value (“Default”) and access type (“Acc”) for each register. Access type definitions used are RW (Read/Write), RO (Read/Only), “—” for reserved / used (essentially the same as RO), and RWC (or just WC) (Read / Write 1’s to Clear individual bits). Registers indicated as RW may have some read-only bits that always read back a fixed value (usually 0 if unused); registers designated as RWC or WC may have some read-only or read write bits (see individual register descriptions following these tables for details). All offset and default values are shown in hexadecimal unless otherwise indicated.

**Table 2. VT82C693A Registers**

### VT82C693A I/O Ports

<b>Port #</b>	<b>I/O Port</b>	<b>Default</b>	<b>Acc</b>
22	PCI / AGP Arbiter Disable	00	RW
CFB-8	Configuration Address	0000 0000	RW
CFF-C	Configuration Data	0000 0000	RW

**VT82C693A Device 0 Registers - Host Bridge**
**Header Registers**

Offset	Configuration Space Header	Default	Acc
1-0	Vendor ID	<b>1106</b>	RO
3-2	Device ID	<b>0691</b>	RO
5-4	Command	<b>0006</b>	RW
7-6	Status	<b>0290</b>	WC
8	Revision ID	<b>40</b>	RO
9	Program Interface	00	RO
A	Sub Class Code	00	RO
B	Base Class Code	<b>06</b>	RO
C	-reserved-	00	—
D	Latency Timer	00	RW
E	Header Type	00	RO
F	Built In Self Test (BIST)	00	RO
13-10	Graphics Aperture Base	<b>0000 0008</b>	RW
14-27	-reserved-	00	—
28-2B	-reserved-	00	—
2D-2C	Subsystem Vendor ID	0000	W1
2F-2E	Subsystem ID	0000	W1
30-33	-reserved-	00	—
37-34	Capability Pointer	<b>0000 00A0</b>	RO
38-3F	-reserved-	00	—

**Device-Specific Registers**

Offset	Host CPU Protocol Control	Default	Acc
50	Request Phase Control	00	RW
51	Response Phase Control	00	RW
52	Dynamic Defer Timer	<b>10</b>	RW
53	Miscellaneous	<b>10</b>	RW
55-54	-reserved-	00	—

Offset	DRAM Control	Default	Acc
59-58	MA Map Type	<b>0040</b>	RW
5F-5A	DRAM Row Ending Address:		
5A	Bank 0 Ending (HA[30:23])	<b>01</b>	RW
5B	Bank 1 Ending (HA[30:23])	<b>01</b>	RW
5C	Bank 2 Ending (HA[30:23])	<b>01</b>	RW
5D	Bank 3 Ending (HA[30:23])	<b>01</b>	RW
5E	Bank 4 Ending (HA[30:23])	<b>01</b>	RW
5F	Bank 5 Ending (HA[30:23])	<b>01</b>	RW
56	Bank 6 Ending (HA[30:23])	<b>01</b>	RW
57	Bank 7 Ending (HA[30:23])	<b>01</b>	RW
60	DRAM Type	00	RW
61	ROM Shadow Control C0000-CFFFF	00	RW
62	ROM Shadow Control D0000-DFFFF	00	RW
63	ROM Shadow Control E0000-FFFFF	00	RW
64	DRAM Timing for Banks 0,1	<b>EC</b>	RW
65	DRAM Timing for Banks 2,3	<b>EC</b>	RW
66	DRAM Timing for Banks 4,5	<b>EC</b>	RW
67	DRAM Timing for Banks 6,7	<b>EC</b>	RW
68	DRAM Control	00	RW
69	DRAM Clock Select	00	RW
6A	DRAM Refresh Counter	00	RW
6B	DRAM Arbitration Control	<b>01</b>	RW
6C	SDRAM Control	00	RW
6D	DRAM Control Drive Strength	00	RW
6E	ECC Control	00	RW
6F	ECC Status	00	RO

**Device-Specific Registers (continued)**

Offset	PCI Bus Control	Default	Acc
70	PCI Buffer Control	00	RW
71	CPU to PCI Flow Control 1	00	RW
72	CPU to PCI Flow Control 2	00	RW
73	PCI Master Control 1	00	RW
74	PCI Master Control 2	00	RW
75	PCI Arbitration 1	00	RW
76	PCI Arbitration 2	00	RW
77	Chip Test (do not program)	00	RW
78	PMU Control 1	00	RW
79	PMU Control 2	00	RW
7A	Miscellaneous Control	00	RW
79-7D	-reserved-	00	—
7E-7F	PLL Test Mode (do not program)	00	RW

Offset	GART/TLB Control	Default	Acc
83-80	GART/TLB Control	0000 0000	RW
84	Graphics Aperture Size	00	RW
85-87	-reserved-	00	—
8B-88	Gr. Aperture TLB Base Register Base	0000 0000	RW
8C-9F	-reserved-	00	—

Offset	AGP Control	Default	Acc
A0	AGP ID	<b>02</b>	RO
A1	AGP Next Item Pointer	00	RO
A2	AGP Specification Revision	<b>10</b>	RO
A3	-reserved-	00	—
A7-A4	AGP Status	<b>0700 0203</b>	RO
AB-A8	AGP Command	0000 0000	RW
AC	AGP Control	<b>08</b>	RW
AD	AGP Latency Timer	<b>02</b>	RW
AF-AE	-reserved-	00	—

Offset	Miscellaneous Control	Default	Acc
B0-EF	-reserved-	00	—
F7-F0	BIOS Scratch Registers	00	RW
F8	DRAM Arbitration Timer	00	RW
F9-FB	-reserved-	00	—
FC	Back-door Control	00	RW
FD	-reserved-	00	—
FF-FE	Back-door Device ID	0000	RW



**VT82C693A Device 1 - PCI-to-PCI Bridge**
**Header Registers**

<b>Offset</b>	<b>Configuration Space Header</b>	<b>Default</b>	<b>Acc</b>
1-0	Vendor ID	<b>1106</b>	RO
3-2	Device ID	<b>8698</b>	RO
5-4	Command	<b>0007</b>	<b>RW</b>
7-6	Status	<b>0220</b>	<b>WC</b>
8	Revision ID	<b>nn</b>	RO
9	Program Interface	00	RO
A	Sub Class Code	<b>04</b>	RO
B	Base Class Code	<b>06</b>	RO
C	-reserved-	00	—
D	Latency Timer	00	<b>RW</b>
E	Header Type	<b>01</b>	RO
F	Built In Self Test (BIST)	00	RO
10-17	-reserved-	00	—
18	Primary Bus Number	00	<b>RW</b>
19	Secondary Bus Number	00	<b>RW</b>
1A	Subordinate Bus Number	00	<b>RW</b>
1B	-reserved-	00	—
1C	I/O Base	<b>F0</b>	<b>RW</b>
1D	I/O Limit	00	<b>RW</b>
1F-1E	Secondary Status	0000	RO
21-20	Memory Base	<b>FFF0</b>	<b>RW</b>
23-22	Memory Limit (Inclusive)	0000	<b>RW</b>
25-24	Prefetchable Memory Base	<b>FFF0</b>	<b>RW</b>
27-26	Prefetchable Memory Limit	0000	<b>RW</b>
3D-28	-reserved-	00	—
3F-3E	PCI-to-PCI Bridge Control	00	<b>RW</b>

**Device-Specific Registers**

<b>Offset</b>	<b>AGP Control</b>	<b>Default</b>	<b>Acc</b>
40	CPU-to-AGP Flow Control 1	00	<b>RW</b>
41	CPU-to-AGP Flow Control 2	00	<b>RW</b>
42	AGP Master Control	00	<b>RW</b>
43	AGP Master Latency Timer	00	<b>RW</b>
44	Back-Door Register Control	00	<b>RW</b>
45	-reserved-	00	—
47-46	P2P Bridge Device ID	0000	<b>RW</b>
48-7F	Reserved	00	—
80	Capability ID	<b>01</b>	<b>RO</b>
81	Next Pointer	00	<b>RO</b>
82	Power Management Capabilities 1	<b>02</b>	<b>RO</b>
83	Power Management Capabilities 2	00	<b>RO</b>
84	Power Management Control / Status	00	<b>RW</b>
85	Power Management Status	00	<b>RO</b>
86	PCI-PCI Bridge Support Extensions	00	<b>RO</b>
87	Power Management Data	00	<b>RO</b>
88-FF	Reserved	00	—

## Miscellaneous I/O

One I/O port is defined in the VT82C693A: Port 22.

### Port 22 – PCI / AGP Arbiter Disable .....RW

- 7-2 **Reserved** ..... always reads 0
- 1 **AGP Arbiter Disable**
  - 0 Respond to GREQ# signal .....default
  - 1 Do not respond to GREQ# signal
- 0 **PCI Arbiter Disable**
  - 0 Respond to all REQ# signals.....default
  - 1 Do not respond to any REQ# signals, including PREQ#

This port can be enabled for read/write access by setting bit-7 of Device 0 Configuration Register 78.

## Configuration Space I/O

All registers in the VT82C693A (listed above) are addressed via the following configuration mechanism:

### Mechanism #1

These ports respond only to double-word accesses. Byte or word accesses will be passed on unchanged.

### Port CFB-CF8 - Configuration Address..... RW

- 31 **Configuration Space Enable**
  - 0 Disabled..... default
  - 1 Convert configuration data port writes to configuration cycles on the PCI bus

30-24 **Reserved** ..... always reads 0

#### **23-16 PCI Bus Number**

Used to choose a specific PCI bus in the system

#### **15-11 Device Number**

Used to choose a specific device in the system (devices 0 and 1 are defined for the VT82C693A)

#### **10-8 Function Number**

Used to choose a specific function if the selected device supports multiple functions (only function 0 is defined for the VT82C693A).

#### **7-2 Register Number (also called the "Offset")**

Used to select a specific DWORD in the VT82C693A configuration space

1-0 **Fixed** ..... always reads 0

### Port CFF-CFC - Configuration Data..... RW

Refer to PCI Bus Specification Version 2.2 for further details on operation of the above configuration registers.

## Register Descriptions

### Device 0 Header Registers - Host Bridge

All registers are located in PCI configuration space. They should be programmed using PCI configuration mechanism 1 through CF8 / CFC with bus number, function number, and device number equal to zero.

#### Device 0 Offset 1-0 - Vendor ID (1106h).....RO

**15-0 ID Code** (reads 1106h to identify VIA Technologies)

#### Device 0 Offset 3-2 - Device ID (0691h).....RO

**15-0 ID Code** (reads 0691h to identify the VT82C693A)

#### Device 0 Offset 5-4 –Command (0006h).....RW

**15-10 Reserved** ..... always reads 0

**9 Fast Back-to-Back Cycle Enable** ..... RO

- 0 Fast back-to-back transactions only allowed to the same agent .....default
- 1 Fast back-to-back transactions allowed to different agents

**8 SERR# Enable**..... RO

- 0 SERR# driver disabled .....default
  - 1 SERR# driver enabled
- (SERR# is used to report parity errors if bit-6 is set).

**7 Address / Data Stepping** ..... RO

- 0 Device never does stepping .....default
- 1 Device always does stepping

**6 Parity Error Response**.....RW

- 0 Ignore parity errors & continue .....default
- 1 Take normal action on detected parity errors

**5 VGA Palette Snoop** ..... RO

- 0 Treat palette accesses normally .....default
- 1 Don't respond to palette accesses on PCI bus

**4 Memory Write and Invalidate Command**..... RO

- 0 Bus masters must use Mem Write .....default
- 1 Bus masters may generate Mem Write & Inval

**3 Special Cycle Monitoring** ..... RO

- 0 Does not monitor special cycles .....default
- 1 Monitors special cycles

**2 Bus Master** ..... RO

- 0 Never behaves as a bus master
- 1 Can behave as a bus master .....default

**1 Memory Space**..... RO

- 0 Does not respond to memory space
- 1 Responds to memory space .....default

**0 I/O Space** ..... RO

- 0 Does not respond to I/O space .....default
- 1 Responds to I/O space

#### Device 0 Offset 7-6 – Status (0290h)..... RWC

**15 Detected Parity Error**

- 0 No parity error detected ..... default
- 1 Error detected in either address or data phase. This bit is set even if error response is disabled (command register bit-6). .....write one to clear

**14 Signaled System Error (SERR# Asserted)**

..... always reads 0

**13 Signaled Master Abort**

- 0 No abort received ..... default
- 1 Transaction aborted by the master ..... write one to clear

**12 Received Target Abort**

- 0 No abort received ..... default
- 1 Transaction aborted by the target..... write one to clear

**11 Signaled Target Abort**..... always reads 0

0 Target Abort never signaled

**10-9 DEVSEL# Timing**

- 00 Fast
- 01 Medium..... always reads 01
- 10 Slow
- 11 Reserved

**8 Data Parity Error Detected**

- 0 No data parity error detected ..... default
- 1 Error detected in data phase. Set only if error response enabled via command bit-6 = 1 and VT82C693A was initiator of the operation in which the error occurred. ....write one to clear

**7 Fast Back-to-Back Capable** ..... always reads 1

**6 User Definable Features**..... always reads 0

**5 66MHz Capable**..... always reads 0

**4 Supports New Capability list** ..... always reads 1

**3-0 Reserved** ..... always reads 0

#### Device 0 Offset 8 - Revision ID (4nh)..... RO

**7-0 VT82C693A Chip Revision Code**

#### Device 0 Offset 9 - Programming Interface (00h) ..... RO

**7-0 Interface Identifier** ..... always reads 00

#### Device 0 Offset A - Sub Class Code (00h)..... RO

**7-0 Sub Class Code** .....reads 00 to indicate Host Bridge

#### Device 0 Offset B - Base Class Code (06h)..... RO

**7-0 Base Class Code** .. reads 06 to indicate Bridge Device

#### Device 0 Offset D - Latency Timer (00h) ..... RW

Specifies the latency timer value in PCI bus clocks.

**7-3 Guaranteed Time Slice for CPU**..... default=0

**2-0 Reserved** (fixed granularity of 8 clks) .. always read 0  
 Bits 2-1 are writeable but read 0 for PCI specification compatibility. The programmed value may be read back in Offset 75 bits 5-4 (PCI Arbitration 1).

**Device 0 Host Bridge Header Registers (continued)**

**Device 0 Offset E - Header Type (00h).....RO**

**7-0 Header Type Code** .....reads 00: single function

**Device 0 Offset F - Built In Self Test (BIST) (00h).....RO**

**7 BIST Supported** .....reads 0: no supported functions

**6-0 Reserved** ..... always reads 0

**Device 0 Offset 13-10 - Graphics Aperture Base**

**(00000008h) .....RW**

**31-28 Upper Programmable Base Address Bits**..... def=0

**27-20 Lower Programmable Base Address Bits** ..... def=0

These bits behave as if hardwired to 0 if the corresponding Graphics Aperture Size register bit (Device 1 Offset 84h) is 0.

27	26	25	24	23	22	21	20	(This Register)
<u>7</u>	<u>6</u>	<u>5</u>	<u>4</u>	<u>3</u>	<u>2</u>	<u>1</u>	<u>0</u>	(Gr Aper Size)
RW	RW	RW	RW	RW	RW	RW	RW	1M
RW	RW	RW	RW	RW	RW	RW	0	2M
RW	RW	RW	RW	RW	RW	0	0	4M
RW	RW	RW	RW	RW	0	0	0	8M
RW	RW	RW	RW	0	0	0	0	16M
RW	RW	RW	0	0	0	0	0	32M
RW	RW	0	0	0	0	0	0	64M
RW	0	0	0	0	0	0	0	128M
0	0	0	0	0	0	0	0	256M

**19-0 Reserved** ..... always reads 00008

Note: The locations in the address range defined by this register are prefetchable.

**Device 0 Offset 2D-2C – Subsystem Vendor ID (0000h)R/W1**

**15-0 Subsystem Vendor ID**..... default = 0

This register may be written once and is then read only.

**Device 0 Offset 2F-2E – Subsystem ID (0000h)..... R/W1**

**15-0 Subsystem ID** ..... default = 0

This register may be written once and is then read only.

**Device 0 Offset 37-34 - Capability Pointer (00000A0h) RO**

Contains an offset from the start of configuration space.

**31-0 AGP Capability List Pointer** ..... always reads A0h

**Device 0 Configuration Registers - Host Bridge**

These registers are normally programmed once at system initialization time.

**Host CPU Control**

**Device 0 Offset 50 – Request Phase Control (00h) .....RW**

- 7 CPU Hardwired IOQ (In Order Queue) Size**  
Default per strap on pin MAB11#During reset. This register can be written 0 to restrict the chip to one level of IOQ.  
0 1-Level  
1 4-Level
- 6 Read-Around-Write**  
0 Disable .....default  
1 Enable
- 5 Reserved** ..... always reads 0
- 4 Defer Retry When HLOCK Active**  
0 Disable .....default  
1 Enable  
Note: always set this bit to 1
- 3-1 Reserved** ..... always reads 0
- 0 CPU / PCI Master Read DRAM Timing**  
0 Start DRAM read after snoop complete ..... def  
1 Start DRAM read before snoop complete

**Table 3. Rx50 Programming Constraints**

Bit-5	Bit-3	Bit-2	Remark
0	1	0	CPU-to-PCI Read Retry Only
0	1	1	CPU-to-PCI Read Retry / Defer
1	1	0	CPU-to-PCI Read / Write Retry
1	1	1	CPU-to-PCI Read Retry / Defer (normal operation mode)

**Device 0 Offset 51 – Response Phase Control (00h)..... RW**

- 7 CPU Read DRAM 0ws for Back-to-Back Read Transactions**  
0 Disable..... default  
1 Enable  
Setting this bit enables maximum read performance by allowing continuous 0 wait state reads for pipelined line reads. If this bit is not set, there will be at least 1T idle time between read transactions.
- 6 CPU Write DRAM 0ws for Back-to-Back Write Transactions**  
0 Disable..... default  
1 Enable  
Setting this bit enables maximum write performance by allowing continuous 0 wait state writes for pipelined line writes ands sustained 3T single writes. If this bit is not set, there will be at least 1T idle time between write transactions.
- 5 Reserved** .....always reads 0
- 4 Fast Response (HIT/HITM sample 1T earlier)**  
0 Disable..... default  
1 Enable
- 3 Non-Posted IOW**  
0 Disable..... default  
1 Enable
- 2-1 Reserved** .....always reads 0
- 0 Concurrent PCI Master / Host Operation**  
0 Disable – the CPU bus will be occupied (BPRI asserted) during the entire PCI operation..... def  
1 Enable – the CPU bus is only requested before ADS# assertion

**Device 0 Offset 52 – Dynamic Defer Timer (10h) .....RW**

- 7 GTL I/O Buffer Pullup** ..... default = MAB6# Strap
  - 0 Disable
  - 1 Enable

The default value of this bit is determined by a strap on the MAB6# pin during reset.
- 6 RAW: Write retire policy, after 2 writes**
  - 0 Disable .....default
  - 1 Enable
- 5 Quick Start Select** ..... default = MAB10 Strap
  - 0 Disable
  - 1 Enable

The default value of this bit is determined by a strap on the MAB10 pin during reset.
- 4-0 Snoop Stall Count**
  - 00 Disable dynamic defer
  - 01-1F Snoop stall count ..... default = 10h

**Device 0 Offset 53 – Misc. (10h) ..... RW**

- 7 HREQ enable**
  - 0 Disable ..... default
  - 1 Enable
- 6 DRAM Frequency Greater Than CPU FSB Freq.**
  - 0 DRAM Frequency ≤ CPU FSB Freq. .... default
  - 1 DRAM Frequency > CPU FSB Frequency

Setting this bit enables the DRAM subsystem to run at a higher frequency than the CPU FSB frequency. When setting this bit, Rx69[6] must also be set and only SDRAM memory type DIMM modules may be installed. A mix of EDO and SDRAM modules is not supported in this case.
- 5 PCI/AGP Master-to-CPU / CPU-to-PCI/AGP Slave Concurrency**
  - 0 Disable ..... default
  - 1 Enable
- 4 HPRI Function Enable**
  - 0 Disable ..... default
  - 1 Enable
- 3 P6Lock Function Enable**
  - 0 Disable ..... default
  - 1 Enable
- 2-0 Reserved** ..... always reads 0

**DRAM Control**

These registers are normally set at system initialization time and not accessed after that during normal system operation. Some of these registers, however, may need to be programmed using specific sequences during power-up initialization to properly detect the type and size of installed memory (refer to the VIA Technologies VT82C693A BIOS porting guide for details).

**Table 4. System Memory Map**

Space	Start	Size	Address Range	Comment
DOS	0	640K	00000000-0009FFFF	Cacheable
VGA	640K	128K	000A0000-000BFFFF	Used for SMM
BIOS	768K	16K	000C0000-000C3FFF	Shadow Ctrl 1
BIOS	784K	16K	000C4000-000C7FFF	Shadow Ctrl 1
BIOS	800K	16K	000C8000-000CBFFF	Shadow Ctrl 1
BIOS	816K	16K	000CC000-000CFFFF	Shadow Ctrl 1
BIOS	832K	16K	000D0000-000D3FFF	Shadow Ctrl 2
BIOS	848K	16K	000D4000-000D7FFF	Shadow Ctrl 2
BIOS	864K	16K	000D8000-000DBFFF	Shadow Ctrl 2
BIOS	880K	16K	000DC000-000DFFFF	Shadow Ctrl 2
BIOS	896K	64K	000E0000-000EFFFF	Shadow Ctrl 3
BIOS	960K	64K	000F0000-000FFFFF	Shadow Ctrl 3
Sys	1MB	—	00100000-DRAM Top	Can have hole
Bus	D Top		DRAM Top-FFFEFFFF	
Init	4G-64K	64K	FFFEFFFF-FFFFFFFF	000Fxxxx alias

**Device 0 Offset 59-58 - DRAM MA Map Type (0040h).RW**

- 15-13 Bank 5/4 MA Map Type (see below)**
- 12 Reserved** (Bank 5/4 Virtual Channel Enable) ... def=0
- 11-9 Bank 7/6 MA Map Type (see below)**
- 8 Reserved** (Bank 7/6 Virtual Channel Enable) ... def=0
- 7-5 Bank 1/0 MA Map Type**
  - 000 8-bit Column Address
  - 001 9-bit Column Address
  - 010 10-bit Column Address .....default
  - 011 11-bit Column Address
  - 100 12-bit Column Address (64Mb)
  - 101 Reserved
  - 11x Reserved
- Bank 0/1 MA Map Type (SDRAM)**
  - 000 16Mbit SDRAM.....default
  - 100 64Mbit SDRAM
  - 101 Reserved
  - 11x Reserved
- 4 Reserved** (Bank 1/0 Virtual Channel Enable) ... def=0
- 3-1 Bank 3/2 MA Map Type (see above)**
- 0 Reserved** (Bank 3/2 Virtual Channel Enable) ... def=0

**Device 0 Offset 5F-5A – DRAM Row Ending Address:**

- Offset 5A – Bank 0 Ending (HA[30:23]) (01h)..... RW**
- Offset 5B – Bank 1 Ending (HA[30:23]) (01h)..... RW**
- Offset 5C – Bank 2 Ending (HA[30:23]) (01h)..... RW**
- Offset 5D – Bank 3 Ending (HA[30:23]) (01h)..... RW**
- Offset 5E – Bank 4 Ending (HA[30:23]) (01h)..... RW**
- Offset 5F – Bank 5 Ending (HA[30:23]) (01h)..... RW**
- Offset 56 – Bank 6 Ending (HA[30:23]) (01h)..... RW**
- Offset 57 – Bank 7 Ending (HA[30:23]) (01h)..... RW**

Note : BIOS is required to fill the ending address registers for all banks even if no memory is populated. The endings have to be in incremental order.

**Device 0 Offset 60 – DRAM Type (00h)..... RW**

- 7-6 DRAM Type for Bank 7/6**
  - 00 Fast Page Mode DRAM (FPG)..... default
  - 01 EDO DRAM (EDO)
  - 10 Reserved
  - 11 SDRAM
- 5-4 DRAM Type for Bank 5/4.....default=FPG**
- 3-2 DRAM Type for Bank 3/2.....default=FPG**
- 1-0 DRAM Type for Bank 1/0.....default=FPG**

**Table 5. Memory Address Mapping Table**

**EDO/FP DRAM**

MA:	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
8-bit Col (000)		23	22	21	11	20	19	18	17	16	15	14	13	12	Row Bits Col Bits
9-bit Col (001)		24	23	22	21	20	19	18	17	16	15	14	13	12	Row Bits Col Bits
10-bit Col (010)		25	24	23	21	20	19	18	17	16	15	14	13	12	Row Bits Col Bits
11-bit Col (011)		26	25	23	21	20	19	18	17	16	15	14	13	12	Row Bits Col Bits
12-bit Col (100)		27	25	23	21	20	19	18	17	16	15	14	13	12	Row Bits Col Bits

**SDRAM**

MA:	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
16Mb (0xx)				11	22	21	20	19	18	17	16	15	14	13	12	Row Bits Col Bits
64Mb (100)	25/26/27	24	13	12	22	21	20	19	18	17	16	15	14	11	23	x4: 10 col x8: 9 col x16: 8 col x32: 8 col
2/4 bank x4, x8, x16; 4-bank x32		24	13	12	PC	26	25	10	9	8	7	6	5	4	3	

"PC" = "Precharge Control" (refer to SDRAM specifications)

- 16Mb 11x10, 11x9, and 11x8 configurations supported
- 64Mb x4: 12x10 4bank, 13x10 2bank
- x8: 12x9 4bank, 13x9 2bank
- x16: 12x8 4bank, 13x8 2bank
- x32: 11x8 4bank

**Device 0 Offset 61 - Shadow RAM Control 1 (00h) .....RW**

- 7-6 CC000h-CFFFFh**
  - 00 Read/write disable .....default
  - 01 Write enable
  - 10 Read enable
  - 11 Read/write enable
- 5-4 C8000h-CBFFFh**
  - 00 Read/write disable .....default
  - 01 Write enable
  - 10 Read enable
  - 11 Read/write enable
- 3-2 C4000h-C7FFFh**
  - 00 Read/write disable .....default
  - 01 Write enable
  - 10 Read enable
  - 11 Read/write enable
- 1-0 C0000h-C3FFFh**
  - 00 Read/write disable .....default
  - 01 Write enable
  - 10 Read enable
  - 11 Read/write enable

**Device 0 Offset 62 - Shadow RAM Control 2 (00h) .....RW**

- 7-6 DC000h-DFFFFh**
  - 00 Read/write disable .....default
  - 01 Write enable
  - 10 Read enable
  - 11 Read/write enable
- 5-4 D8000h-DBFFFh**
  - 00 Read/write disable .....default
  - 01 Write enable
  - 10 Read enable
  - 11 Read/write enable
- 3-2 D4000h-D7FFFh**
  - 00 Read/write disable .....default
  - 01 Write enable
  - 10 Read enable
  - 11 Read/write enable
- 1-0 D0000h-D3FFFh**
  - 00 Read/write disable .....default
  - 01 Write enable
  - 10 Read enable
  - 11 Read/write enable

**Device 0 Offset 63 - Shadow RAM Control 3 (00h)..... RW**

- 7-6 E0000h-EFFFFh**
  - 00 Read/write disable ..... default
  - 01 Write enable
  - 10 Read enable
  - 11 Read/write enable
- 5-4 F0000h-FFFFFFh**
  - 00 Read/write disable ..... default
  - 01 Write enable
  - 10 Read enable
  - 11 Read/write enable
- 3-2 Memory Hole**
  - 00 None ..... default
  - 01 512K-640K
  - 10 15M-16M (1M)
  - 11 14M-16M (2M)
- 1-0 SMI Mapping Control**

	<u>SMM</u>		<u>Non-SMM</u>	
	<u>Code</u>	<u>Data</u>	<u>Code</u>	<u>Data</u>
00	DRAM	DRAM	PCI	PCI
01	DRAM	DRAM	DRAM	DRAM
10	DRAM	PCI	PCI	PCI
11	DRAM	DRAM	DRAM	DRAM



**Device 0 Offset 64 - DRAM Timing for Banks 0,1 (ECh)RW**

**Device 0 Offset 65 - DRAM Timing for Banks 2,3 (ECh)RW**

**Device 0 Offset 66 - DRAM Timing for Banks 4,5 (ECh)RW**

**Device 0 Offset 67 - DRAM Timing for Banks 6,7 (ECh)RW**

**FPG / EDO Settings for Registers 67-64**

- 7 RAS Precharge Time**
  - 0 3T
  - 1 4T .....default
- 6 RAS Pulse Width**
  - 0 4T
  - 1 5T .....default
- 5-4 CAS Read Pulse Width**
  - 00 1T
  - 01 2T
  - 10 3T .....default
  - 11 4T

Note: EDO will not automatically reduce the CAS pulse width. For EDO type DRAMs, use 00 if CAS width = 1 is to be used.
- 3 CAS Write Pulse Width**
  - 0 1T
  - 1 2T .....default
- 2 MA-to-CAS Delay**
  - 0 1T
  - 1 2T .....default
- 1 RAS to MA Delay**
  - 0 1T .....default
  - 1 2T
- 0 Reserved** ..... always reads 0

**SDRAM Settings for Registers 67-64**

- 7 Precharge Command to Active Command Period**
  - 0 TRP = 2T
  - 1 TRP = 3T ..... default
- 6 Active Command to Precharge Command Period**
  - 0 TRAS = 5T
  - 1 TRAS = 6T ..... default
- 5-4 CAS Latency**
  - 00 1T
  - 01 2T
  - 10 3T ..... default
  - 11 reserved
- 3 DIMM Type**
  - 0 Standard
  - 1 Registered ..... default
- 2 ACTIVE Command to CMD Command Period / VCM Prefetch Read Latency**
  - 0 2T / 3T
  - 1 3T / 4T ..... default
- 1-0 Bank Interleave**
  - 00 No Interleave ..... default
  - 01 2-way
  - 10 4-way
  - 11 Reserved

**Device 0 Offset 68 - DRAM Control (00h).....RW**

- 7 SDRAM Open Page Control**
  - 0 Always precharge SDRAM banks when accessing EDO/FPG DRAMs.....default
  - 1 SDRAM banks remain active when accessing EDO/FPG banks
- 6 Bank Page Control**
  - 0 Allow only pages of the same bank active.. def.
  - 1 Allow pages of different banks to be active
- 5 Reserved** ..... always reads 0
- 4 DRAM Data Latch Delay for EDO/FPG DRAM**
  - 0 Latch DRAM data at CCLK rising edge .... def.
  - 1 Delay latch of DRAM data by ½ CCLK
- 3 EDO Test Mode**
  - 0 Disable .....default
  - 1 Enable
- 2 Burst Refresh**
  - 0 Disable .....default
  - 1 Enable (burst 4 times)
- 1 System Frequency Divider** ..... RO  
This bit is latched from MAB8# at the rising edge of RESET# (see table below).
- 0 System Frequency Divider** ..... RO  
This bit is latched from MAB12# at the rising edge of RESET#.
  - 00 CPU Frequency = 66 MHz
  - 01 CPU Frequency = 100 MHz
  - 10 CPU Frequency = 133 MHz
  - 11 Reserved

Note: See also Rx69[7-6]

Note: MD0 is internally pulled up for EDO detection.

**Device 0 Offset 69 – DRAM Clock Select (00h) ..... RW**

- 7 DRAM Operating Frequency Slower Than CPU**
  - 0 DRAM Same As or Equal to CPU..... default
  - 1 DRAM Slower Than CPU by 33 MHz
- 6 DRAM Operating Frequency Faster Than CPU**
  - 0 DRAM Same As or Equal to CPU..... default
  - 1 DRAM Faster Than CPU by 33 MHz

<u>Rx68[1-0]</u>	<u>Rx69[7-6]</u>	<u>CPU / DRAM</u>
00	00	66 / 66 (def)
00	01	66 / 100
01	10	100 / 66
01	00	100 / 100
01	01	100 / 133
10	10	133 / 100
10	00	133 / 133

- 5 256M bit DRAM Support**.....RW
  - 0 Disable..... default
  - 1 Enable (DCLKRD becomes output)
- 4 DRAMC Command Register Output**
  - 0 Disable..... default
  - 1 Enable
- 3 Fast DRAM Precharge for Different Bank**
  - 0 Disable..... default
  - 1 Enable
- 2 DRAM 4K Page Enable (for 64Mbit DRAM)**
  - 0 Disable..... default
  - 1 Enable
- 1 DIMM Register Support**.....RW
  - 0 Disable..... default
  - 1 Enable
- 0 Reserved** ..... always reads 0

**Device 0 Offset 6A - Refresh Counter (00h).....RW**

- 7-0 Refresh Counter** (in units of 16 CPUCLKs)
- 00 DRAM Refresh Disabled .....default
  - 01 32 CPUCLKs
  - 02 48 CPUCLKs
  - 03 64 CPUCLKs
  - 04 80 CPUCLKs
  - 05 96 CPUCLKs
  - ... ..

The programmed value is the desired number of 16-CPUCLK units minus one.

**Device 0 Offset 6B - DRAM Arbitration Control (01h) RW**

- 7-6 Arbitration Parking Policy**
- 00 Park at last bus owner ..... default
  - 01 Park at CPU side
  - 10 Park at AGP side
  - 11 Reserved
- 5 Fast Read to Write turn-around**
- 0 Disable ..... default
  - 1 Enable
- 4 Memory Module Configuration .....RO**
- 0 Normal Operation ..... default
  - 1 Unused Outputs Tristated (RASB#, CASB#, CKE, MAB, DCLKO)
- This bit is latched from MAB7# at the rising edge of RESET#.
- 3 MD Bus Second Level Strength Control**
- 0 Normal slew rate ..... default
  - 1 More slew rate
- 2 CAS Bus Second Level Strength Control**
- 0 Normal slew rate ..... default
  - 1 More slew rate
- 1 VC-DRAM**
- 0 Disable ..... default
  - 1 Enable
- 0 Multi-Page Open**
- 0 Disable (page registers marked invalid and no page register update which causes non page-mode operation)
  - 1 Enable ..... default

**Device 0 Offset 6C - SDRAM Control (00h).....RW**

- 7-5 Reserved** ..... always reads 0
- 4 CKE Configuration**
  - 0 Rx6B[4]=0 RASA = CSA, RASB = CSB,  
CKE0=CKE0, CKE1 = CKE1
  - x Rx6B[4]=1 RASA = CSA, RASB = Float,  
CASB = Float, MAB = Float,  
CKE0 = CKE0, CKE1 = CKE0
  - 1 Rx6B[4]=0 RASA = CSA, RASB = CSB,  
CKE3-2 = CSA7-6  
CKE5-4 = CSB7-6  
CKE1 = GCKE (Global CKE)  
CKE0 = FENA (FET Enable)
- 3 Fast TLB Lookup**
  - 0 Disable .....default
  - 1 Enable
- 2-0 SDRAM Operation Mode Select**
  - 000 Normal SDRAM Mode .....default
  - 001 NOP Command Enable
  - 010 All-Banks-Precharge Command Enable  
(CPU-to-DRAM cycles are converted  
to All-Banks-Precharge commands).
  - 011 MSR Enable  
CPU-to-DRAM cycles are converted to  
commands and the commands are driven on  
MA[14:0]. The BIOS selects an appropriate  
host address for each row of memory such that  
the right commands are generated on  
MA[14:0].
  - 100 CBR Cycle Enable (if this code is selected,  
CAS-before-RAS refresh is used; if it is not  
selected, RAS-Only refresh is used)
  - 101 Reserved
  - 11x Reserved

**Device 0 Offset 6D - DRAM Drive Strength (00h)..... RW**

- 7 Reserved** ..... always reads 0
- 6-5 Delay DRAM Read Latch**
  - 00 No Delay..... default
  - 01 0.5 ns
  - 10 1.0 ns
  - 11 1.5 ns
- 4 Memory Data Drive (MD, MECC)**
  - 0 6 mA ..... default
  - 1 8 mA
- 3 SDRAM Command Drive (SRAS#, SCAS#, SWE#)**
  - 0 16mA ..... default
  - 1 24mA
- 2 Memory Address Drive (MA, WE#)**
  - 0 16mA ..... default
  - 1 24mA
- 1 CAS# Drive**
  - 0 8 mA ..... default
  - 1 12 mA
- 0 RAS# Drive**
  - 0 16mA ..... default
  - 1 24mA

**Device 0 Offset 6E - ECC Control (00h).....RW**

- 7 ECC / EMode Select**
  - 0 ECC Checking and Reporting .....default
  - 1 ECC Checking, Reporting, and Correcting
- 6 Reserved** ..... always reads 0
- 5 Enable SERR# on ECC / EC Multi-Bit Error**
  - 0 Don't assert SERR# for multi-bit errors..... def
  - 1 Assert SERR# for multi-bit errors
- 4 Enable SERR# on ECC / EC Single-Bit Error**
  - 0 Don't assert SERR# for single-bit errors..... def
  - 1 Assert SERR# for single-bit errors
- 3 ECC / EC Enable - Bank 7/6 (DIMM 3)**
  - 0 Disable (no ECC or EC for banks 7/6)...default
  - 1 Enable (ECC or EC per bit-7)
- 2 ECC / EC Enable - Bank 5/4 (DIMM 2)**
  - 0 Disable (no ECC or EC for banks 5/4)...default
  - 1 Enable (ECC or EC per bit-7)
- 1 ECC / EC Enable - Bank 3/2 (DIMM 1)**
  - 0 Disable (no ECC or EC for banks 3/2)...default
  - 1 Enable (ECC or EC per bit-7)
- 0 ECC / EC Enable - Bank 1/0 (DIMM 0)**
  - 0 Disable (no ECC or EC for banks 1/0)...default
  - 1 Enable (ECC or EC per bit-7)

**Device 0 Offset 6F - ECC Status (00h)..... RWC**

- 7 Multi-bit Error Detected.....** write of '1' resets
- 6-4 Multi-bit Error DRAM Bank.....** default=0  
Encoded value of the bank with the multi-bit error.
- 3 Single-bit Error Detected.....** write of '1' resets
- 2-0 Single-bit Error DRAM Bank .....** default=0  
Encoded value of the bank with the single-bit error.

Error checking / correction may be enabled bank-pair by bank-pair (DIMM by DIMM) by using bits 0-2 above. Bank pairs must be populated with 72-bit memory to enable for EC or ECC since the additional data bits must be present in either case. For this reason, if 64-bit memory is populated in a particular bank pair, the corresponding bit 0-2 should be set to 0 to disable both EC and ECC for that bank pair. For those bank pairs that have 72-bit memory available (and have the corresponding bit 0-2 set), either EC or ECC may be selected via bit-7 above (i.e., all enabled bank pairs will use EC or all will use ECC).

If error checking / reporting only (EC) is selected, all read and write cycles will use normal timing. Partial writes (with EC or ECC enabled) will use read-modify-write cycles to maintain correct error correction codes in the additional 8 data bits. If EC and ECC are disabled for a particular bank pair, partial writes to that bank pair will use the byte enables to write only the selected bytes (using normal write cycles and cycle timing). If error correction (ECC) is selected, the first read of a transaction will always have one additional cycle of latency.

**Bit-7 Bits 2-0 RMW Error Checking Error Correction**

Bit-7	Bits 2-0	RMW	Error Checking	Error Correction
0/1	0	No	No	No
0	1	Yes	Yes	No
1	1	Yes	Yes	Yes

**PCI Bus Control**

These registers are normally programmed once at system initialization time.

**Device 0 Offset 70 - PCI Buffer Control (00h).....RW**

- 7 CPU to PCI Post-Write**
  - 0 Disable .....default
  - 1 Enable
- 6 PCI Master to DRAM Post-Write**
  - 0 Disable .....default
  - 1 Enable
- 5 Reserved** ..... always reads 0
- 4 PCI Master to DRAM Prefetch**
  - 0 Disable .....default
  - 1 Enable
- 3 Enhance CPU-to-PCI Write**
  - 0 Normal operation .....default
  - 1 Reduce 1 cycle when the CPU-to-PCI buffer becomes available after being full (applies to both PCI and AGP buses)
- 2 PCI Master Read Caching**
  - 0 Disable .....default
  - 1 Enable
- 1 Delay Transaction**
  - 0 Disable .....default
  - 1 Enable
- 0 Slave Device Stopped Idle Cycle Reduction**
  - 0 Normal Operation.....default
  - 1 Reduce 1 PCI idle cycle when stopped by a slave device (PCI and AGP buses)

**Device 0 Offset 71 - CPU to PCI Flow Control 1 (00h) . RW**

- 7 Dynamic Burst**
  - 0 Disable..... default
  - 1 Enable (see note under bit-3 below)
- 6 Byte Merge**
  - 0 Disable..... default
  - 1 Enable
- 5 Reserved** ..... always reads 0
- 4 PCI I/O Cycle Post Write**
  - 0 Disable..... default
  - 1 Enable
- 3 PCI Burst**
  - 0 Disable..... default
  - 1 Enable (bit7=1 will override this option)
- bit-7 bit-3 Operation**
  - 0 0 Every write goes into the write buffer and no PCI burst operations occur.
  - 0 1 If the write transaction is a burst transaction, the information goes into the write buffer and burst transfers are later performed on the PCI bus. If the transaction is not a burst, PCI write occurs immediately (after a write buffer flush).
  - 1 x Every write transaction goes to the write buffer; burstable transactions will then burst on the PCI bus and non-burstable won't. This is the normal setting.
- 2 PCI Fast Back-to-Back Write**
  - 0 Disable..... default
  - 1 Enable
- 1 Quick Frame Generation**
  - 0 Disable..... default
  - 1 Enable
- 0 1 Wait State PCI Cycles**
  - 0 Disable..... default
  - 1 Enable

**Device 0 Offset 72 - CPU to PCI Flow Control 2 (00h) RWC**

- 7 Retry Status**
  - 0 No retry occurred .....default
  - 1 Retry occurred..... **write 1 to clear**
- 6 Retry Timeout Action**
  - 0 Retry Forever (record status only).....default
  - 1 Flush buffer for write or return all 1s for read
- 5-4 Retry Limit**
  - 00 Retry 2 times .....default
  - 01 Retry 16 times
  - 10 Retry 4 times
  - 11 Retry 64 times
- 3 Clear Failed Data and Continue Retry**
  - 0 Flush the entire post-write buffer .....default
  - 1 When data is posting and master (or target) abort fails, pop the failed data if any, and keep posting
- 2 CPU Backoff on PCI Read Retry Failure**
  - 0 Disable .....default
  - 1 Backoff CPU when reading data from PCI and retry fails
- 1 Reduce 1T for FRAME# Generation**
  - 0 Disable .....default
  - 1 Enable
- 0 Reduce 1T for CPU read PCI slave**
  - 0 Disable .....Default
  - 1 Enable

**Device 0 Offset 73 - PCI Master Control 1 (00h)..... RW**

- 7 Reserved** .....always reads 0
- 6 PCI Master 1-Wait-State Write**
  - 0 Zero wait state TRDY# response ..... default
  - 1 One wait state TRDY# response
- 5 PCI Master 1-Wait-State Read**
  - 0 Zero wait state TRDY# response ..... default
  - 1 One wait state TRDY# response
- 4 Disable Prefetch when Delay Transaction Enabled**
  - 0 Disable ..... default
  - 1 Enable
- 3 Assert STOP# after PCI Master Write Timeout**
  - 0 Disable ..... default
  - 1 Enable
- 2 Assert STOP# after PCI Master Read Timeout**
  - 0 Disable ..... default
  - 1 Enable
- 1 LOCK# Function**
  - 0 Disable ..... default
  - 1 Enable
- 0 PCI Master Broken Timer Enable**
  - 0 Disable ..... default
  - 1 Enable. Force into arbitration when there is no FRAME# 16 PCICLK's after the grant.

**Device 0 Offset 74 - PCI Master Control 2 (00h)..... RW**

- 7 PCI Master Read Prefetch by Enhance Command**
  - 0 Always Prefetch ..... default
  - 1 Prefetch only if Enhance command
- 6 PCI Master Write Merge**
  - 0 Disable ..... default
  - 1 Enable
- 5 Reserved** .....always reads 0
- 4 Dummy Request**..... default = 0
- 3 PCI Delay Transaction Timeout**
  - 0 Disable ..... default
  - 1 Enable
- 2 Backoff CPU Immediately on CPU-to-AGP**
  - 0 Disable ..... default
  - 1 Enable
- 1-0 CPU/PCI Master Latency Timer Control**
  - 00 AGP master reloads MLT timer ..... default
  - 01 AGP master falling edge reloads MLT timer
  - 10 AGP master rising edge resets timer to 00 and AGP master falling edge reloads MLT timer
  - 11 Reserved (do not program)

**Device 0 Offset 75 - PCI Arbitration 1 (00h) .....RW**

- 7 Arbitration Mechanism**
  - 0 PCI has priority .....default
  - 1 Fair arbitration between PCI and CPU
- 6 Arbitration Mode**
  - 0 REQ-based (arbitrate at end of REQ#)...default
  - 1 Frame-based (arbitrate at FRAME# assertion)
- 5-4 Latency Timer** ..... read only, reads Rx0D bits 2:1
- 3-0 PCI Master Bus Time-Out**  
(force into arbitration after a period of time)
  - 0000 Disable .....default
  - 0001 1x32 PCICLKs
  - 0010 2x32 PCICLKs
  - 0011 3x32 PCICLKs
  - 0100 4x32 PCICLKs
  - ... ..
  - 1111 15x32 PCICLKs

**Device 0 Offset 76 - PCI Arbitration 2 (00h)..... RW**

- 7 CPU-to-PCI Post-Write Retry Failed**
  - 0 Continue retry attempt ..... default
  - 1 Go to arbitration
- 6 CPU Latency Timer Bit-0** .....RO
  - 0 CPU has at least 1 PCLK time slot when CPU has PCI bus
  - 1 CPU has no time slot
- 5-4 Master Priority Rotation Control**
  - 0x Grant to CPU after every PCI master grant .....  
..... default = 00
  - 10 Grant to CPU after every 2 PCI master grants
  - 11 Grant to CPU after every 3 PCI master grants

With setting 01, the CPU will always be granted access after the current bus master completes, no matter how many PCI masters are requesting. With setting 10, if other PCI masters are requesting during the current PCI master grant, the highest priority master will get the bus after the current master completes, but the CPU will be guaranteed to get the bus after that master completes. With setting 11, if other PCI masters are requesting, the highest priority will get the bus next, then the next highest priority will get the bus, then the CPU will get the bus. In other words, with the above settings, even if multiple PCI masters are continuously requesting the bus, the CPU is guaranteed to get access after every master grant (01), after every other master grant (10) or after every third master grant (11).
- 3-2 REQn to REQ4 Mapping**
  - 00 REQ4
  - 01 REQ0
  - 10 REQ1
  - 11 REQ2
- 1 CPU-to-PCI QW High DW Read Access to Allow Backoff of PCI Slave**
  - 0 Disable..... default
  - 1 Enable
- 0 REQ4 is High Priority Master**
  - 0 Disable..... default
  - 1 Enable

**Device 0 Offset 77 - Chip Test Mode (00h)..... RW**

- 7 Reserved (no function)** ..... always reads 0
- 6-0 Reserved (do not use)** ..... default=0



**Device 0 Offset 78 - PMU Control 1 (00h) .....RW**

- 7 **I/O Port 22 Access**
  - 0 CPU access to I/O address 22h is passed on to the PCI bus .....default
  - 1 CPU access to I/O address 22h is processed internally
- 6 **Suspend Refresh Type**
  - 0 CBR Refresh .....default
  - 1 Self Refresh
- 5 **Reserved** ..... always reads 0
- 4 **Dynamic Clock Control**
  - 0 Normal (clock is always running).....default
  - 1 Clock to various internal functional blocks is disabled when those blocks are not being used
- 3 **Reserved** ..... always reads 0
- 2 **GSTOP# Assertion**
  - 0 Disable (GSTOP# is always high).....default
  - 1 Enable (GSTOP# could be low)
- 1 **Reserved** ..... always reads 0
- 0 **Memory Clock Enable (CKE) Function**
  - 0 CKE Function Disable.....default
  - 1 CKE Function Enable

**Device 0 Offset 79 - PMU Control 2 (00h) .....RW**

- 7 **KCTL module CLOCK dynamic stop enable**
  - 0 Disable .....default
  - 1 Enable
- 6 **DRAMC module CLOCK dynamic stop enable**
  - 0 Disable .....default
  - 1 Enable
- 5 **AGPC module CLOCK dynamic stop enable**
  - 0 Disable .....default
  - 1 Enable
- 4 **PCIC module CLOCK dynamic stop enable**
  - 0 Disable .....default
  - 1 Enable
- 3 **Pseudo Power Good enable**
  - 0 Disable .....default
  - 1 Enable
- 2 **Indicate SIO's request to DRAM controller**
  - 0 Disable .....default
  - 1 Enable
- 1-0 **Reserved** ..... always reads 0

**Device 0 Offset 7A – Miscellaneous Control ..... RW**

- 7 **No Time-Out Arbitration for Consecutive Frame Accesses**
  - 0 Enable ..... default
  - 1 Disable
- 6-4 **Reserved** ..... always reads 0
- 3 **Background PCI-to-PCI Write Cycle Mode**
  - 0 Enable ..... default
  - 1 Disable
- 2-1 **Reserved** ..... always reads 0
- 0 **South Bridge PCI Master Force Timeout When PCI Master Occupancy Timer Is Up**
  - 0 Disable..... default
  - 1 Enable

**Device 0 Offset 7E – PLL Test Mode (00h) ..... RW**

- 7-6 **Reserved (status)** .....RO
- 5-0 **Reserved (do not use)** ..... default=0

**Device 0 Offset 7F – PLL Test Mode (00h) ..... RW**


- 7-0 **Reserved (do not use)** ..... default=0

**GART / Graphics Aperture Control**

The function of the Graphics Address Relocation Table (GART) is to translate virtual 32-bit addresses issued by an AGP device into 4K-page based physical addresses for system memory access. In this translation, the upper 20 bits (A31-A12) are remapped, while the lower 12 address bits (A11-A0) are used unchanged.

A one-level fully associative lookup scheme is used to implement the address translation. In this scheme, the upper 20 bits of the virtual address are used to point to an entry in a page table located in system memory. Each page table entry contains the upper 20 bits of a physical address (a "physical page" address). For simplicity, each page table entry is 4 bytes. The total size of the page table depends on the GART range (called the "aperture size") which is programmable in the VT82C693A.

This scheme is shown in the figure below.



**Figure 5. Graphics Aperture Address Translation**

Since address translation using the above scheme requires an access to system memory, an on-chip cache (called a "Translation Lookaside Buffer" or TLB) is utilized to enhance performance. The TLB in the VT82C693A contains 16 entries. Address "misses" in the TLB require an access of system memory to retrieve translation data. Entries in the TLB are replaced using an LRU (Least Recently Used) algorithm.

Addresses are translated only for accesses within the "Graphics Aperture" (GA). The Graphics Aperture can be any power of two in size from 1MB to 256MB (i.e., 1MB, 2MB, 4MB, 8MB, etc). The base of the Graphics Aperture can be anywhere in the system virtual address space on an address boundary determined by the aperture size (e.g., if the aperture size is 4MB, the base must be on a 4MB address boundary). The Graphics Aperture Base is defined in register offset 10 of device 0. The Graphics Aperture Size and TLB Table Base are defined in the following register group (offsets 84 and 88 respectively) along with various control bits.

**Device 0 Offset 83-80 - GART/TLB Control (0000000h) RW**

- 31-16 Reserved ..... always reads 0
- 15-8 Reserved (test mode status)..... RO
- 7 **Flush Page TLB**
  - 0 Disable .....default
  - 1 Enable
- 6-4 **Reserved (always program to 0)** ..... RW
- 3 **PCI Master Address Translation for GA Access**
  - 0 Addresses generated by PCI Master accesses of the Graphics Aperture will not be translated default
  - 1 PCI Master GA addresses will be translated
- 2 **AGP Master Address Translation for GA Access**
  - 0 Addresses generated by AGP Master accesses of the Graphics Aperture will not be translated default
  - 1 AGP Master GA addresses will be translated
- 1 **CPU Address Translation for GA Access**
  - 0 Addresses generated by CPU accesses of the Graphics Aperture will not be translated ..... def
  - 1 CPU GA addresses will be translated
- 0 **AGP Address Translation for GA Access**
  - 0 Addresses generated by AGP accesses of the Graphics Aperture will not be translated ..... def
  - 1 AGP GA addresses will be translated

Note: For any master access to the Graphics Aperture range, snoop will not be performed.

**Device 0 Offset 84 - Graphics Aperture Size (00h) ..... RW**

- 7-0 **Graphics Aperture Size**
  - 11111111 1M
  - 11111110 2M
  - 11111100 4M
  - 11111000 8M
  - 11110000 16M
  - 11100000 32M
  - 11000000 64M
  - 10000000 128M
  - 00000000 256M

**Offset 8B-88 - GA Translation Table Base (0000000h) RW**

- 31-12 **Graphics Aperture Translation Table Base.**  
Pointer to the base of the translation table in system memory used to map addresses in the aperture range (the pointer to the base of the "Directory" table).
- 11-3 **Reserved** ..... always reads 0
- 2 **PCI Master Directly Accesses DRAM if in GART Range**
  - 0 Disable ..... default
  - 1 Enable
- 1 **Graphics Aperture Enable**
  - 0 Disable ..... default
  - 1 Enable

Note: To disable the Graphics Aperture, set this bit to 0 and set all bits of the Graphics Aperture Size to 0. To enable the Graphics Aperture, set this bit to 1 and program the Graphics Aperture Size to the desired aperture size.

- 0 **Reserved** ..... always reads 0

**AGP Control**

**Device 0 Offset A3-A0 - AGP Capability Identifier (000100002h) .....RO**

- 31-24 Reserved** ..... always reads 00
- 23-20 Major Specification Revision** ..... always reads 0001  
Major revision # of AGP spec device conforms to
- 19-16 Minor Specification Revision** ..... always reads 0000  
Minor revision # of AGP spec device conforms to
- 15-8 Pointer to Next Item**..... always reads 00 (last item)
- 7-0 AGP ID** .. (always reads 02 to indicate it is AGP)

**Device 0 Offset A7-A4 - AGP Status (07000203h).....RO**

- 31-24 Maximum AGP Requests** ..... always reads 07†  
Max # of AGP requests the device can manage (8)  
(†see RxFC[1] and RxFD[2-0] for optional modification of readback value)
- 23-10 Reserved** .....always reads 0s
- 9 Supports SideBand Addressing** ..... always reads 1
- 8-2 Reserved** .....always reads 0s
- 1 2X Rate Supported**  
Value returned can be programmed by writing to RxAC[3]
- 0 1X Rate Supported**..... always reads 1

**Device 0 Offset AB-A8 - AGP Command (00000000h) . RW**

- 31-24 Request Depth** (reserved for target).. always reads 0s
- 23-10 Reserved** ..... always reads 0s
- 9 SideBand Addressing Enable**  
0 Disable..... default  
1 Enable
- 8 AGP Enable**  
0 Disable..... default  
1 Enable
- 7-2 Reserved** ..... always reads 0s
- 1 2X Mode Enable**  
0 Disable..... default  
1 Enable
- 0 1X Mode Enable**  
0 Disable..... default  
1 Enable

**Device 0 Offset AC - AGP Control (08h) .....RW**

- 7 AGP Disable** ..... RO
  - 0 Disable .....default
  - 1 Enable
 This bit is latched from MAB9# at the rising edge of RESET#.
- 6 AGP Read Synchronization**
  - 0 Disable .....default
  - 1 Enable
- 5 AGP Read Snoop DRAM Post-Write Buffer**
  - 0 Disable .....default
  - 1 Enable
- 4 GREQ# Priority Becomes Higher When Arbiter is Parked at AGP Master**
  - 0 Disable .....default
  - 1 Enable
- 3 2X Rate Supported** (read also at RxA4[1])
  - 0 Not supported
  - 1 Supported .....default
- 2 LPR In-Order Access (Force Fence)**
  - 0 Fence/Flush functions not guaranteed. AGP read requests (low/normal priority and high priority) may be executed before previously issued write requests.....default
  - 1 Force all requests to be executed in order (automatically enables Fence/Flush functions). Low (i.e., normal) priority AGP read requests will never be executed before previously issued writes. High priority AGP read requests may still be executed prior to previously issued write requests as required.
- 1 AGP Arbitration Parking**
  - 0 Disable .....default
  - 1 Enable (GGNT# remains asserted until either GREQ# de-asserts or data phase ready)
- 0 Arbitration Priority Between CPU-to-PCI Post Write and PCI Master Request After PCI Master Access**
  - 0 CPU-to-PCI write buffer has priority .....default
  - 1 PCI master has priority

**Device 0 Offset AD – AGP Latency Timer.....RW**

- 7-5 Reserved** ..... always reads 0
- 4 Choose First or Last ready of DRAM**
  - 0 Last ready chosen .....default
  - 1 First ready chosen
- 3-0 AGP Data Phase Latency Timer**..... default = 02h

**Device 0 Offset F7-F0 – BIOS Scratch Registers..... RW**

- 7-0 No hardware function** ..... default = 0

**Device 0 Offset F8 – DRAM Arbitration Timer (00h)... RW**

- 7-4 AGP Timer** ..... default = 0
- 3-0 Host CPU Timer** ..... default = 0

**Device 0 Offset FC – Back-Door Control 1 (00h) ..... RW**

- 7-4 Priority Timer** ..... default = 0
- 3-2 Reserved (Do Not Program)** ..... default = 0
- 1 Back-Door Max # of AGP Requests**..... default = 0
  - 0 Read of RxA7 always returns a value of 7.... def
  - 1 Read of RxA7 returns the value programmed in RxFD[2-0]
- 0 Back-Door Device ID Enable**..... default = 0
  - 0 Use Rx3-2 value for Rx3-2 readback..... default
  - 1 Use RxFE-FF Back-Door Device ID for Rx3-2 read

**Device 0 Offset FD – Back-Door Control 2 (00h) ..... RW**

- 7-3 Reserved** ..... always reads 0
- 2-0 Max # of AGP Requests** ..... default = 0  
(see also RxA7 and RxFC[1])

**Device 0 Offset FF-FE – Back-Door Device ID (0000h) RW**

- 15-0 Back-Door Device ID**..... default = 0

**Device 1 Header Registers - PCI-to-PCI Bridge**

All registers are located in PCI configuration space. They should be programmed using PCI configuration mechanism 1 through CF8 / CFC with bus number of 0 and function number equal to 0 and device number equal to one.

**Device 1 Offset 1-0 - Vendor ID (1106h).....RO**

**15-0 ID Code** (reads 1106h to identify VIA Technologies)

**Device 1 Offset 3-2 - Device ID (8698h).....RO**

**15-0 ID Code** (reads 8698h to identify the VT82C693A PCI-to-PCI Bridge device)

**Device 1 Offset 5-4 – Command (0007h).....RW**

- 15-10 Reserved** ..... always reads 0
- 9 Fast Back-to-Back Cycle Enable** ..... RO
  - 0 Fast back-to-back transactions only allowed to the same agent .....default
  - 1 Fast back-to-back transactions allowed to different agents
- 8 SERR# Enable**..... RO
  - 0 SERR# driver disabled .....default
  - 1 SERR# driver enabled
 (SERR# is used to report parity errors if bit-6 is set).
- 7 Address / Data Stepping** ..... RO
  - 0 Device never does stepping .....default
  - 1 Device always does stepping
- 6 Parity Error Response**.....RW
  - 0 Ignore parity errors & continue .....default
  - 1 Take normal action on detected parity errors
- 5 VGA Palette Snoop (Not Supported)**..... RO
  - 0 Treat palette accesses normally .....default
  - 1 Don't respond to palette writes on PCI bus (10-bit decode of I/O addresses 3C6-3C9 hex)
- 4 Memory Write and Invalidate Command**..... RO
  - 0 Bus masters must use Mem Write .....default
  - 1 Bus masters may generate Mem Write & Inval
- 3 Special Cycle Monitoring** ..... RO
  - 0 Does not monitor special cycles .....default
  - 1 Monitors special cycles
- 2 Bus Master** .....RW
  - 0 Never behaves as a bus master
  - 1 Enable to operate as a bus master on the primary interface on behalf of a master on the secondary interface .....default
- 1 Memory Space**.....RW
  - 0 Does not respond to memory space
  - 1 Enable memory space access .....default
- 0 I/O Space** .....RW
  - 0 Does not respond to I/O space
  - 1 Enable I/O space access .....default

**Device 1 Offset 7-6 - Status (Primary Bus) (0220h).... RWC**

- 15 Detected Parity Error** ..... always reads 0
- 14 Signaled System Error (SERR#)** ..... always reads 0
- 13 Signaled Master Abort**
  - 0 No abort received ..... default
  - 1 Transaction aborted by the master with Master-Abort (except Special Cycles)..... write 1 to clear
- 12 Received Target Abort**
  - 0 No abort received ..... default
  - 1 Transaction aborted by the target with Target-Abort ..... write 1 to clear
- 11 Signaled Target Abort**..... always reads 0
- 10-9 DEVSEL# Timing**
  - 00 Fast
  - 01 Medium..... always reads 01
  - 10 Slow
  - 11 Reserved
- 8 Data Parity Error Detected** ..... always reads 0
- 7 Fast Back-to-Back Capable** ..... always reads 0
- 6 User Definable Features**..... always reads 0
- 5 66MHz Capable**..... always reads 1
- 4 Supports New Capability list** ..... always reads 0
- 3-0 Reserved** ..... always reads 0

**Device 1 Offset 8 - Revision ID (00h)..... RO**

**7-0 VT82C693A Chip Revision Code** (00=First Silicon)

**Device 1 Offset 9 - Programming Interface (00h)..... RO**

This register is defined in different ways for each Base/Sub-Class Code value and is undefined for this type of device.

**7-0 Interface Identifier** ..... always reads 00

**Device 1 Offset A - Sub Class Code (04h)..... RO**

**7-0 Sub Class Code** .reads 04 to indicate PCI-PCI Bridge

**Device 1 Offset B - Base Class Code (06h)..... RO**

**7-0 Base Class Code**.. reads 06 to indicate Bridge Device

**Device 1 Offset D - Latency Timer (00h)..... RO**

**7-0 Reserved** ..... always reads 0

**Device 1 Offset E - Header Type (01h)..... RO**

**7-0 Header Type Code**..... reads 01: PCI-PCI Bridge

**Device 1 Offset F - Built In Self Test (BIST) (00h)..... RO**

- 7 BIST Supported** ..... reads 0: no supported functions
- 6 Start Test** ..... write 1 to start but writes ignored
- 5-4 Reserved** ..... always reads 0
- 3-0 Response Code** ..... 0 = test completed successfully

**Device 1 Offset 18 - Primary Bus Number (00h).....RW**

**7-0 Primary Bus Number**..... default = 0  
This register is read write, but internally the chip always uses bus 0 as the primary.

**Device 1 Offset 19 - Secondary Bus Number (00h).....RW**

**7-0 Secondary Bus Number**..... default = 0  
Note: AGP must use these bits to convert Type 1 to Type 0.

**Device 1 Offset 1A - Subordinate Bus Number (00h).....RW**

**7-0 Primary Bus Number**..... default = 0  
Note: AGP must use these bits to decide if Type 1 to Type 1 command passing is allowed.

**Device 1 Offset 1B - Secondary Latency Timer (00h).....RO**

**7-0 Reserved** ..... always reads 0

**Device 1 Offset 1C - I/O Base (F0h).....RW**

**7-4 I/O Base AD[15:12]**..... default = 1111b  
**3-0 I/O Addressing Capability**..... default = 0

**Device 1 Offset 1D - I/O Limit (00h).....RW**

**7-4 I/O Limit AD[15:12]** ..... default = 0  
**3-0 I/O Addressing Capability**..... default = 0

**Device 1 Offset 1F-1E - Secondary Status (0000h).....RO**

**15-0 Reserved** ..... always reads 0000

**Device 1 Offset 21-20 - Memory Base (FFF0h).....RW**

**15-4 Memory Base AD[31:20]**.....default = FFFh  
**3-0 Reserved** ..... always reads 0

**Device 1 Offset 23-22 - Memory Limit (Inclusive) (0000h) RW**

**15-4 Memory Limit AD[31:20]**..... default = 0  
**3-0 Reserved** ..... always reads 0

**Device 1 Offset 25-24 - Prefetchable Memory Base (fff0h) RW**

**15-4 Prefetchable Memory Base AD[31:20]**...def = FFFh  
**3-0 Reserved** ..... always reads 0

**Device 1 Offset 27-26 - Prefetchable Memory Limit (0000h).....RW**

**15-4 Prefetchable Memory Limit AD[31:20]** ..... def = 0  
**3-0 Reserved** ..... always reads 0

**Device 1 Offset 3F-3E – PCI-to-PCI Bridge Control (0000h)..... RW**

**15-4 Reserved** ..... always reads 0

**3 VGA-Present on AGP**

0 Forward VGA accesses to PCI Bus #1 .. default

1 Forward VGA accesses to PCI Bus #2 / AGP

Note: VGA addresses are memory A0000-BFFFFh and I/O addresses 3B0-3BBh, 3C0-3CFh and 3D0-3DFh (10-bit decode). "Mono" text mode uses B0000-B7FFFh and "Color" Text Mode uses B8000-BFFFFh. Graphics modes use Axxxxh. Mono VGA uses I/O addresses 3Bx-3Cxh and Color VGA uses 3Cx-3Dxh. If an MDA is present, a VGA will not use the 3Bxh I/O addresses and B0000-B7FFFh memory space; if not, the VGA will use those addresses to emulate MDA modes.

**2 Block / Forward ISA I/O Addresses**

0 Forward all I/O accesses to the AGP bus if they are in the range defined by the I/O Base and I/O Limit registers (device 1 offset 1C-1D)

..... default

1 Do not forward I/O accesses to the AGP bus that are in the 100-3FFh address range even if they are in the range defined by the I/O Base and I/O Limit registers.

**1-0 Reserved** ..... always reads 0

**Device 1 Configuration Registers - PCI-to-PCI Bridge**

**AGP Bus Control**

**Device 1 Offset 40 - CPU-to-AGP Flow Control 1 (00h)RW**

- 7 CPU-to-AGP Post Write**  
0 Disable .....default  
1 Enable
- 6 CPU-to-AGP Dynamic Burst**  
0 Disable .....default  
1 Enable
- 5 CPU-to-AGP One Wait State Burst Write**  
0 Disable .....default  
1 Enable
- 4 AGP to DRAM Prefetch**  
0 Disable .....default  
1 Enable
- 3 CPU to AGP Posting Write**  
0 Disable .....default  
1 Enable
- 2 MDA Present on AGP**  
0 Forward MDA accesses to AGP.....default  
1 Forward MDA accesses to PCI  
Note: Forward despite IO / Memory Base / Limit  
Note: MDA (Monochrome Display Adapter) addresses are memory addresses B0000h-B7FFFh and I/O addresses 3B4-3B5h, 3B8-3BAh, and 3BFh (10-bit decode). 3BC-3BE are reserved for printers.  
Note: If Rx3E bit-3 is 0, this bit is a don't care (MDA accesses are forwarded to the PCI bus).
- 1 AGP Master Read Caching**  
0 Disable .....default  
1 Enable
- 0 AGP Delay Transaction**  
0 Disable .....default  
1 Enable

**Table 6. VGA/MDA Memory/IO Redirection**

<u>3E[3]</u>	<u>40[2]</u>	<u>VGA</u>	<u>MDA</u>	<u>Axxxx,</u>	<u>B0000</u>	<u>3Cx,</u>	
<u>VGA</u>	<u>MDA</u>	<u>is</u>	<u>is</u>	<u>B8xxx</u>	<u>-B7FFF</u>	<u>3Dx</u>	<u>3Bx</u>
<u>Pres.</u>	<u>Pres.</u>	<u>on</u>	<u>on</u>	<u>Access</u>	<u>Access</u>	<u>I/O</u>	<u>I/O</u>
0	-	PCI	PCI	PCI	PCI	PCI	PCI
1	0	AGP	AGP	AGP	AGP	AGP	AGP
1	1	AGP	PCI	AGP	PCI	AGP	PCI

**Device 1 Offset 41 - CPU-to-AGP Flow Control 2 (00h) RW**

- 7 Retry Status**  
0 No retry occurred..... default  
1 Retry Occurred .....**write 1 to clear**
- 6 Retry Timeout Action**  
0 No action taken except to record status ..... def  
1 Flush buffer for write or return all 1s for read
- 5-4 Retry Count**  
00 Retry 2, backoff CPU ..... default  
01 Retry 4, backoff CPU  
10 Retry 16, backoff CPU  
11 Retry 64, backoff CPU
- 3 Post Write Data on Abort**  
0 Flush entire post-write buffer on target-abort or master abort..... default  
1 Pop one data output on target-abort or master-abort
- 2 CPU Backoff on AGP Read Retry Timeout**  
0 Disable..... default  
1 Enable
- 1-0 Reserved** .....always reads 0

**Device 1 Offset 42 - AGP Master Control (00h) ..... RW**

- 7 Read Prefetch for Enhance Command**  
0 Always Perform Prefetch..... default  
1 Prefetch only if Enhance Command
- 6 AGP Master One Wait State Write**  
0 Disable..... default  
1 Enable
- 5 AGP Master One Wait State Read**  
0 Disable..... default  
1 Enable
- 4 Extend AGP Internal Master for Efficient Handling of Dummy Request Cycles**  
0 Disable..... default  
1 Enable  
This bit is normally set to 1.
- 3 AGP Delay Transaction Timeout**  
0 Disable..... default  
1 Enable
- 2 Prefetch Disable When Delay Transaction Occurs**  
0 Normal operation..... default  
1 Disable prefetch when doing fast response to the previous delay transaction or doing read caching
- 1 Reserved** .....always reads 0
- 0 Reserved (do not use)** ..... default = 0



**Device 1 Offset 43 - AGP Master Latency Timer (00h) RW**

- 7-4 CPU to AGP Time slot**
  - 0 Disable (no timer).....default
  - 1 16 GCLKs
  - 2 32 GCLKs
  - ... ..
  - F 128 GCLKs
- 3-0 AGP master Time slot**
  - 0 Disable (no timer).....default
  - 1 16 GCLKs
  - 2 32 GCLKs
  - ... ..
  - F 128 GCLKs

**Device 1 Offset 44 – Backdoor Device ID Control (00h)RW**

- 7-1 Reserved**
- 0 Back Door Device ID**
  - 0 Disable .....default
  - 1 Enable

**Device 1 Offset 47-46 – Device ID (0000h) .....RW**

- 15-0 PCI-to-PCI Bridge Device ID..... default = 0**

**Device 1 Offset 80 – Capability ID (01h) ..... RO**

- 7-0 Capability ID ..... always reads 01h**

**Device 1 Offset 81 – Next Pointer (00h)..... RO**

- 7-0 Next Pointer: Null..... always reads 00h**

**Device 1 Offset 82 – Power Mgmt Capabilities 1 (02h).. RO**

- 7-0 Power Mgmt Capabilities ..... always reads 02h**

**Device 1 Offset 83 – Power Mgmt Capabilities 2 (00h).. RO**

- 7-0 Power Mgmt Capabilities ..... always reads 00h**

**Device 1 Offset 84 – Power Mgmt Ctrl/Status (00h)..... RW**

- 7-2 Reserved ..... always reads 0**
- 1-0 Power State**
  - 00 D0 ..... default
  - 01 -reserved-
  - 10 -reserved-
  - 11 D3 Hot

**Device 1 Offset 85 – Power Mgmt Status (00h)..... RO**

- 7-0 Power Mgmt Status ..... default = 00**

**Device 1 Offset 86 – P2P Br. Support Extensions (00h) . RO**

- 7-0 P2P Bridge Support Extensions..... default = 00**

**Device 1 Offset 87 – Power Management Data (00h) ..... RO**

- 7-0 Power Management Data..... default = 00**

## ELECTRICAL SPECIFICATIONS

### Absolute Maximum Ratings

Parameter	Min	Max	Unit
Ambient operating temperature	0	70	°C
Storage temperature	-55	125	°C
Input voltage	-0.5	5.5	Volts
Output voltage ( $V_{CC} = 3.1 - 3.6V$ )	-0.5	$V_{CC} + 0.5$	Volts

Note: Stress above the conditions listed may cause permanent damage to the device. Functional operation of this device should be restricted to the conditions described under operating conditions.

### DC Characteristics

TA=0-70°C,  $V_{CC}=5V \pm 5\%$ , GND=0V

Symbol	Parameter	Min	Max	Unit	Condition
$V_{IL}$	Input low voltage	-0.50	0.8	V	
$V_{IH}$	Input high voltage	2.0	$V_{CC}+0.5$	V	
$V_{OL}$	Output low voltage	-	0.45	V	$I_{OL}=4.0mA$
$V_{OH}$	Output high voltage	2.4	-	V	$I_{OH}=-1.0mA$
$I_{IL}$	Input leakage current	-	+/-10	uA	$0 < V_{IN} < V_{CC}$
$I_{OZ}$	Tristate leakage current	-	+/-20	uA	$0.45 < V_{OUT} < V_{CC}$
$I_{CC}$	Power supply current	-		mA	

### AC Timing Specifications

AC timing specifications provided are based on external zero-pf capacitance load. Min/max cases are based on the following table:

**Table 7. AC Timing Min / Max Conditions**

Parameter	Min	Max	Unit
3.3V Power ( $V_{CC}$ , $V_{CCI}$ , $V_{TT}$ , $AV_{CC}$ , $HV_{CC}$ )	3.135	3.465	Volts
5V Reference (5VREF)	4.75	5.25	Volts
Temperature	0	70	°C

Drive strength for each output pin is programmable. See Rx6D for details.

Table 8. AC Characteristics – Host CPU Interface Timing

Symbol	Setup and Hold	Setup	Hold	Unit	Comment
T <sub>HDS</sub> / T <sub>HDH</sub>	HD[63:0]# Bus	1.5	0.5	ns	85 Degrees F.
T <sub>HAS</sub> / T <sub>HAH</sub>	HA[31:3]# Bus	1.5	0.5	ns	85 Degrees F.
T <sub>ADS</sub> / T <sub>ADH</sub>	ADS#	1.5	0.5	ns	85 Degrees F.
T <sub>DBS</sub> / T <sub>DBH</sub>	DBSY#	1.5	0.5	ns	85 Degrees F.
T <sub>DRS</sub> / T <sub>DRH</sub>	DRDY#	1.5	0.5	ns	85 Degrees F.
T <sub>HIS</sub> / T <sub>HIH</sub>	HIT#	1.5	0.5	ns	85 Degrees F.
T <sub>HMS</sub> / T <sub>HMH</sub>	HITM#	1.5	0.5	ns	85 Degrees F.
T <sub>HLS</sub> / T <sub>HLH</sub>	HLOCK#	1.5	0.5	ns	85 Degrees F.
T <sub>HRS</sub> / T <sub>HRH</sub>	HREQ[4:0]# Bus	1.5	0.5	ns	85 Degrees F.
Symbol	Min / Max Delay	Min	Max	Unit	Comment
T <sub>HDN</sub> / T <sub>HDX</sub>	HD[63:0]# Bus	1.4	4.10	ns	85 Degrees F.
T <sub>HAN</sub> / T <sub>HAX</sub>	HA[31:3]# Bus	1.4	3.90	ns	85 Degrees F.
T <sub>ADN</sub> / T <sub>ADX</sub>	ADS#	1.4	3.85	ns	85 Degrees F.
T <sub>DBN</sub> / T <sub>DBX</sub>	DBSY#	1.4	3.85	ns	85 Degrees F.
T <sub>DRN</sub> / T <sub>DRX</sub>	DRDY#	1.4	3.85	ns	85 Degrees F.
T <sub>HIN</sub> / T <sub>HIX</sub>	HIT#	1.4	3.85	ns	85 Degrees F.
T <sub>HMN</sub> / T <sub>HMX</sub>	HITM#	1.4	3.85	ns	85 Degrees F.
T <sub>HRN</sub> / T <sub>HRX</sub>	HREQ[4:0]# Bus	1.4	3.85	ns	85 Degrees F.
T <sub>BNN</sub> / T <sub>BNX</sub>	BNR#	1.4	3.85	ns	85 Degrees F.
T <sub>DEN</sub> / T <sub>DEX</sub>	DEFER#	1.4	3.85	ns	85 Degrees F.
T <sub>HTN</sub> / T <sub>HTX</sub>	HTRDY#	1.4	3.85	ns	85 Degrees F.
T <sub>RSN</sub> / T <sub>RSX</sub>	RS[2:0]# Bus	1.4	3.85	ns	85 Degrees F.
T <sub>BPN</sub> / T <sub>BPX</sub>	BPRI#	1.4	3.85	ns	85 Degrees F.
T <sub>BRN</sub> / T <sub>BRX</sub>	BREQ0#	1.4	3.85	ns	85 Degrees F.
T <sub>CPN</sub> / T <sub>CPX</sub>	CPURST#	1.4	3.85	ns	85 Degrees F.
T <sub>CDN</sub> / T <sub>CDX</sub>	CPURSTD#	1.4	3.85	ns	85 Degrees F.

Table 9. AC Characteristics – SDRAM Timing

Symbol	Setup and Hold	Setup	Hold	Unit	Comment
T <sub>MDS</sub> / T <sub>MDH</sub>	MD Bus	0.5	1.5	ns	85 Degrees F.
T <sub>MCCS</sub> / T <sub>MCCCH</sub>	MECC Bus	0.5	1.5	ns	85 Degrees F.
Symbol	Min / Max Delay	Min	Max	Unit	Comment
T <sub>MDN</sub> / T <sub>MDX</sub>	MD Bus	0.6	3.8	ns	85 Degrees F.
T <sub>MEN</sub> / T <sub>MEX</sub>	MECC Bus	0.6	3.8	ns	85 Degrees F.
T <sub>MAN</sub> / T <sub>MAX</sub>	MAA Bus	1.4	4.5	ns	85 Degrees F.
T <sub>MBN</sub> / T <sub>MBX</sub>	MAB Bus	1.4	4.5	ns	85 Degrees F.
T <sub>TRAN</sub> / T <sub>TRAX</sub>	RASA Bus	0.0	4.2	ns	85 Degrees F.
T <sub>TRBN</sub> / T <sub>TRBX</sub>	RASB Bus	0.0	4.2	ns	85 Degrees F.
T <sub>CAN</sub> / T <sub>CAX</sub>	CASA Bus	0.8	4.2	ns	85 Degrees F.
T <sub>CBN</sub> / T <sub>CBX</sub>	CASB Bus	0.8	4.2	ns	85 Degrees F.
T <sub>SWN</sub> / T <sub>SWX</sub>	SWE Bus	0.0	4.2	ns	85 Degrees F.
T <sub>SCN</sub> / T <sub>SCX</sub>	SCAS Bus	0.8	4.2	ns	85 Degrees F.
T <sub>SRN</sub> / T <sub>SRX</sub>	SRAS Bus	0.0	4.2	ns	85 Degrees F.

# MECHANICAL SPECIFICATIONS




Figure 6. Mechanical Specifications - 492-Pin Ball Grid Array Package