

瑞鼎科技股份有限公司  
Raydium Semiconductor Corporation

## W040 Data Sheet

Single Chip Driver with 16.7M color  
for 240RGBx240 OLED driver



Revision : 0.1

Date : Aug,04 2016

**Revision History**

Version No.	Date	Description	Page	Modified By	Checked By
0.1	2016/08/04	First Release		CL Huang	

CONFIDENTIAL

## Table of Contents

<b>Table of Contents.....</b>	<b>3</b>
1. General Description .....	5
2. Features.....	6
3. Block Diagram.....	9
4. Pin Description .....	10
4.1 Power Supply Pins .....	10
4.2 Interface Pins (PWR/GND=VDDI/VSSI).....	10
4.3 MIPI Interface Pins .....	11
4.4 Interface Logic Pins .....	12
4.5 Driver Output Pins (Pins for Panel) .....	13
4.6 DC/DC Convert Pins.....	14
4.7 Test Pins .....	15
5. Function Description .....	16
5.1 Interface Type Selection.....	16
5.2 3-wire/4-wire SPI Interface .....	17
5.2.1 Write Cycle and Sequence .....	17
5.2.2 Read Cycle and Sequence.....	21
5.2.3 Break and Pause Sequence .....	23
5.3 Display Serial Interface (DSI).....	24
5.3.1 DSI Protocol .....	25
5.3.2 Processor to Peripheral Transactions .....	27
5.3.3 Peripheral-to-Processor LP Transmission .....	32
5.3.4 Error Report Format .....	33
5.3.5 Peripheral-to-Processor Transaction – Detail Format Description .....	34
5.3.6 DSI Video Mode Interface Timing .....	35
5.3.7 Error Correction Code (ECC) .....	36
5.3.8 Notice .....	37
5.4 Tearing Effect Output.....	38
5.4.1 Tearing Effect Line Mode .....	38
5.4.2 Tearing Effect Line Timing.....	40
6. Command .....	41
6.1 Command List.....	41
6.2 Command Description .....	43
NOP (0000h).....	43
SWRESET(0100h) : Software Reset .....	44
RDDID(0400h~0402h) : Read Display ID .....	45
RDNUMED(0500h) : Read Number of Errors on DSI.....	46
RDDPM (0A00h) : Read Display Power Mode .....	47
RDDMADCTR (0B00h): Read Display MADCTR.....	48
RDDCOLMOD (0C00h): Read Display Pixel Format .....	49
RDDIM (0D00h): Read Display Image Mode.....	50
RDDSM (0E00h): Read Display Signal Mode .....	51
RDDSDR (0F00h): Read Display Self-Diagnostic Result .....	52
SLPIN (1000h): Sleep In .....	53
SLPOUT (1100h): Sleep Out.....	55
PTLON (1200h): Partial Display Mode On .....	57
NORON (1300h): Normal Display Mode On.....	58
INVOFF (2000H): Display Inversion Off .....	59
INVON (2100H): Display Inversion On.....	60
ALLPOFF (2200H): All Pixel Off.....	61
ALLPON (2300H): All Pixel On .....	63
DISPOFF (2800h): Display Off.....	65
DISPON (2900h): Display On .....	66

CASET(2A00h~2A03h) : Set Column Start Address .....	67
RASET(2B00h~2B03h) : Set Row Start Address.....	69
RAMWR (2C00h): Memory Write.....	71
RAMRD (2E00h): Memory Read.....	73
PTLAR (3000h): Partial Area .....	75
PTLAR (3100h): Vertical Partial Area.....	77
TEOFF (3400h): Tearing Effect Line OFF .....	79
TEON (3500h): Tearing Effect Line ON .....	80
MADCTR (3600h): Scan Direction Control.....	83
IDMOFF (3800h): Idle Mode Off.....	85
IDMON (3900h): Enter_idle_mode.....	86
COLMOD (3A00h): Interface Pixel Format.....	88
RAMWRC (3C00h): Memory Continuous Write .....	90
RAMRDC (3E00h): Memory Continuous Read.....	92
STESL(4400h) : Set_Tear_Scanline .....	94
GSL (4500h) : Get_Scanline.....	95
DSTBON (4F00h): Deep Standby Mode On .....	96
WRDISBV (5100h): Write Display Brightness .....	97
RDDISBV (5200h): Read Display Brightness.....	98
WRCTRLD (5300h): Write Display Control.....	99
RDCTRLD (5400h): Read Display Control .....	100
RDDDBS(A100h) : Read_DDB_Start .....	101
RDDDBC(A800h) : Read DDB Continous .....	103
RDFCS(AA00h) : Read First Checksum .....	105
RDCCS(AF00h) : Read Continue Checksum .....	106
SetDSIMode (C200h) : set_DSI Mode .....	107
SetDSPIMode (C400h) : set_DSPI Mode.....	108
Read ID (DA00h ~ DC00h) :.....	111
(FE00h): CMD Mode Switch .....	112
(FF00h): Read CMD Status .....	114
7. Electrical Characteristics .....	116
7.1     Absolute Maximum Ratings.....	116
7.2     ESD Protection Level.....	116
7.3     Latch-Up Protection Level.....	116
7.4     DC Characteristics .....	117
7.5     MIPI Characteristics.....	118
8.5.1     High-Speed Receiver Specification .....	118
8.5.2     Forward high speed transmissions .....	119
8.5.3     Data to Clock Timing Definitions.....	120
8.5.4     Low power transceiver specifications.....	121
7.6     AC Characteristics .....	122
8.6.1     Serial Interface Characteristics (3-wire SPI) .....	122
8.6.2     DSI Timing Characteristics.....	123
8.6.3     Reset Timing .....	126

## 1. General Description

The W040 device is a single-chip solution for LTPS AMOLED that incorporates gate drivers and is capable of 240RGBx240, 180RGBx300, 128RGBx360 with internal GRAM. It includes a 691,200 bits internal memory, a timing controller with glass interface level-shifters and a glass power supply circuit.

The W040 supports MIPI Interface, 8-bit system interfaces, serial peripheral interfaces (SPI), dual serial peripheral interfaces (Dual-SPI). The specified window area can be updated selectively, so that moving pictures can be displayed simultaneously independent of the still picture area.

The W040 is also able to make gamma correction settings separately for RGB dots to allow benign adjustments to panel characteristics, resulting in higher display qualities. The IC possesses internal GRAM that stores 240 x 240 x 1/2 x 24 bits for 16.77M-color images. A deep standby mode is also supported for lower power consumption.

This LSI is suitable for wearable device applications, including I-watch and smart band.

## 2. Features

- Single chip AMOLED controller/driver with display RAM
- Display resolution option
  - 240RGB x 240
  - 180RGB x 300
  - 128RGB x 360
- Display data RAM (frame memory):691,200 bits
- Display mode (Color mode)
  - Full color mode: 16.7M-colors
  - Idle mode: 16.7M-colors, 4096-colors, 8-colors
- Interface
  - 8-bits 80-series MPU interface
  - Serial peripheral interface (SPI)
  - Dual serial peripheral interface (Dual-SPI)
  - MIPI Display Serial Interface (1 clock and 2 data lane pairs)
    - ◆ Support 1lane/2lane (1lane: 250Mbps)
    - ◆ Maximum total bit rate is 250Mbps
- Abundant color display and drawing functions
  - Programmable  $\gamma$ -correction function for 16.7 million color display
  - Individual gamma correction setting for RGB dots
  - Partial display function
- Temperature sensor and power IC control
  - Built-in temperature sensor.
  - LUT mapping can be programmed by registers
- Control power IC by one-wire interface
- Low Frame Rate Select (30Hz, 15Hz, 5Hz, 1Hz)
- Internal OLED power mode
- On chip
  - VREFP/VREFN voltage generator for panel voltage
  - VGHR/VGLR voltage for gate control signal
  - Internal oscillator for display clock
  - Source output MUX 1-6 with 120ch source output pins
  - Supports gate control signals to gate driver in the panel
- Logic / interface power supply voltage  $VDDI = 1.65V \sim 3.3V$
- Analog power supply voltage  $VDD = 2.7V \sim 3.6V$
- Output voltage levels
  - Positive gate driver voltage range for VGHR: 3 ~ 10.5V
  - Negative gate driver voltage range for VGLR: -2V ~ -9V
  - VREFP panel voltage range : 0.5~5V (Max<=AVDD-0.3v)
  - VREFN panel voltage range : -0.5~-4.5V (Max>=VCL+0.3v)
  - Step-up 1,2 output voltage range for AVDD: 4.5 ~ 6.5V, VCL: -3.5 ~ -5.0V


- Gamma high/low voltage range for VGMP: 2.0V ~ 6.0V (Max<=AVDD-0.5v) , VGSP: 0V, 0.2125V ~ 4.5V
- **Package: COF/COG**
- **Chip size evaluation : 8300um x 1290um(including scribe line)**

CONFIDENTIAL

**■ Power Supply Specifications**

No.	Item	Description	
1	Source Driver	120 pins (240 x RGB)	
2	gate control timing Level shift	VGHR-VGLR	
5	Input Voltage	VDDI	1.65 ~ 3.3V
		VCC	Connect to VDDI or VDD(VCI)
		VDD (VDDA/VDBB/VDDR)	2.70 ~ 3.60V
6	OLED drive voltages	AVDD	4.5V ~ 6.5V
		VGHR	3V ~ 10V
		VGLR	-2V ~ -9V
		VREFP5	0.5V ~ 5V (Max<=AVDD-0.3v)
		VREFN5	-0.5V ~ -4.5V (Min>=VCL+0.3v)
		OVDD	2~4.9v (Max<=AVDD-0.3v)
		OVSS	-0.4 ~ -4.0V (Min>=VCL+0.3v)
7	Internal step-up circuits	AVDD	VCI x2.0, x3.0 (C11,C12 flying cap required)
		VCL	VCI x -1.0, x-2.0 (C31,C32 flying cap required)
		VGH	VCI x2, x3, x4
		VGL	VCI x-2, x-3, x-4

### 3. Block Diagram



## 4. Pin Description

### 4.1 Power Supply Pins

Signal	I/O	Function
VDBB	P	Power supply for DC/DC converter VDBB, VDDA and VDDR should be the same input voltage level
VDDA	P	Power supply for analog system VDBB, VDDA and VDDR should be the same input voltage level
VDDR	P	Power supply for regulator system VDBB, VDDA and VDDR should be the same input voltage level
VDDI	P	Power supply for interface system except MIPI interface
VCC	P	Power supply for DVDD regulator
VSSB	P	System ground for DC/DC converter
VSSA	P	System ground for analog system
VSSR	P	System ground for regulator system
VSSAM	P	System ground for internal MIPI analog system
VSSI	P	System ground for interface system except MIPI interface
DVSS	P	System ground for internal digital system
AVSS	P	System ground for source OP system.
MTP_PWR	P	MTP programming power supply pin (7.5V typical) Must be left open or connected to DVSS in normal condition.

### 4.2 Interface Pins (PWR/GND=VDDI/VSSI)

Signal	I/O	Function
CSX	I	Chip select input pin ("Low" enable) in 80-series MPU I/F and SPI I/F. If not used, please connect to VSSI.
WRX_SCL	I	WRX : Writes strobe signal to write data when WRX is "Low" in 80-series MPU I/F. A synchronous clock signal in SPI I/F. If not used, please connect to VSSI.
D/CX	I	Display data / command selection in 80-series MPU I/F and 4-wire SPI I/F. D/CX = "0" : Command D/CX = "1" : Display data or Parameter If not used, please connect to VSSI.
SDI_RDX	I/O	SDI: Serial input signal in SPI I/F. The data is input on the rising edge of the SCL signal. RDX : Reads strobe signal to write data when RDX is "Low" in 80-series MPU interface. If not used, please leave it Open.
SDO	O	Serial output signal in SPI I/F. The data is output on the rising/falling edge of the SCL signal. If the host places the SDI line into high-impedance state during the read interval, the SDI and SDO can be tied together. If not used, please open this pin.
D[7:0]	I/O	8-bit bi-directional data bus for 80-series MPU I/F and 8-bit input data bus for RGB I/F. These pins are not used for SPI, I2C, MIPI, please leave it Open.

**4.3 MIPI Interface Pins**

Signal	I/O	Function						
HSSI_CLK_P HSSI_CLK_N	I	-These pins are DSI-CLK+/- differential clock signals if MIPI interface is used. -If not used, please connect these pins to VSSAM.						
HSSI_D0_P HSSI_D0_N	I/O	-These pins are DSI-D0+/- differential data signals if MIPI interface is used. -If not used, please connect these pins to VSSAM.						
HSSI_D1_P HSSI_D1_N	I/O	-These pins are DSI-D1+/- differential data signals if MIPI interface is used. -If not used, please connect these pins to VSSAM.						
DSWAP PSWAP	I	Input pin to select HSSI_D0/D1 data lane sequence and polarity in high speed interface only.						
		Pin Name	HSSI_D0_P	HSSI_D0_N	HSSI_CLK_P	HSSI_CLK_N	HSSI_D1_P	HSSI_D1_N
		DSWAP=0 PSWAP=0	DSI D0+	DSI D0-	DSI CLK+	DSI CLK-	DSI D1+	DSI D1-
		DSWAP=0 PSWAP=1	DSI D0-	DSI D0+	DSI CLK-	DSI CLK+	DSI D1-	DSI D1+
		DSWAP=1 PSWAP=0	DSI D1+	DSI D1-	DSI CLK+	DSI CLK-	DSI D0+	DSI D0-
		DSWAP=1 PSWAP=1	DSI D1-	DSI D1+	DSI CLK-	DSI CLK+	DSI D0-	DSI D0+
If not used, please connect to VSSI.								

NOTE: "1" = VDDI level, "0" = VSSI level.

**4.4 Interface Logic Pins**

Signal	I/O	Function															
RESX	I	This signal will reset the device and must be applied to properly initialize the chip. Signal is active low.															
IM[1:0]	I	Interface type selection. The connections of IM[1:0] which not shown in table are invalid. <table border="1"><thead><tr><th>IM[1:0]</th><th>Display Data</th><th>Command</th></tr></thead><tbody><tr><td>00</td><td>MIPI / 3-wire SPI</td><td>MIPI / 3-wire SPI</td></tr><tr><td>01</td><td>MIPI / 4-wire SPI</td><td>MIPI / 4-wire SPI</td></tr><tr><td>10</td><td>MIPI / QUAD-SPI</td><td>MIPI / QUAD-SPI</td></tr><tr><td>11</td><td>MCU 8-bit</td><td>MCU 8-bit</td></tr></tbody></table>	IM[1:0]	Display Data	Command	00	MIPI / 3-wire SPI	MIPI / 3-wire SPI	01	MIPI / 4-wire SPI	MIPI / 4-wire SPI	10	MIPI / QUAD-SPI	MIPI / QUAD-SPI	11	MCU 8-bit	MCU 8-bit
IM[1:0]	Display Data	Command															
00	MIPI / 3-wire SPI	MIPI / 3-wire SPI															
01	MIPI / 4-wire SPI	MIPI / 4-wire SPI															
10	MIPI / QUAD-SPI	MIPI / QUAD-SPI															
11	MCU 8-bit	MCU 8-bit															
BSTM	I	Boost mode selection pin. <table border="1"><thead><tr><th>BSTM</th><th>Mode</th></tr></thead><tbody><tr><td>0</td><td>2 PWR(VDDI, VCI) AVDD --&gt; internal CP VCL --&gt; internal CP</td></tr></tbody></table>	BSTM	Mode	0	2 PWR(VDDI, VCI) AVDD --> internal CP VCL --> internal CP											
BSTM	Mode																
0	2 PWR(VDDI, VCI) AVDD --> internal CP VCL --> internal CP																
TE	O	Tearing effect output pin to synchronize MCU to frame writing, activated by S/W command. When this pin is not activated, this pin is output low.															
TE1	O	If not used, please open this pin.															
SWIRE	O	Swire protocol setting pin of Power IC, If not used, please open this pin.															
OLED_EN	O	Power IC enable control pin, If not used, please open this pin.															

NOTE: "1" = VDDI level, "0" = VSSI level.

**4.5 Driver Output Pins (Pins for Panel)**

Signal	I/O	Function
S1 ~ S120	O	Pixel electrode driving output.
SDMY1 ~ SDMY16	O	Dummy Source, leave it Open.
VSR_L[10:1] VSR_R[10:1]	O	VSR control signals, Level shift output, (VGHR-VGLR)
SW_L[6:1] SW_R[6:1]	O	VSR control signals, Level shift output, (VGHR-VGLR)

**4.6 DC/DC Convert Pins**

Signal	I/O	Function
AVDD	O	Output voltage from step-up circuit 1, generated from VDDB. Connect a capacitor for stabilization.
VCL	O	Output voltage from step-up circuit 3, generated from VDDB. Connect a capacitor for stabilization.
VGH	O	Output voltage from step-up circuit 4. Connect a capacitor for stabilization.
VGL	O	Output voltage from step-up circuit 5. Connect a capacitor for stabilization.
C11P, C11N C12P, C12N	IO	Capacitor connection pins for the step-up circuit which generate AVDD. Connect capacitor as requirement. When not in used, please open these pins.
C31P, C31N C32P, C32N	IO	Capacitor connection pins for the step-up circuit which generate VCL. Connect capacitor as requirement.
C41P, C41N	IO	Capacitor connection pins for the step-up circuit which generate VGH. Connect capacitor as requirement.
C51P, C51N	IO	Capacitor connection pins for the step-up circuit which generate VGL. Connect capacitor as requirement.
VGHR	O	Output voltage generated from VGH. LDO output used for panel voltage. Connect a capacitor for stabilization. When not in use, please open this pin.
VGLR	O	Output voltage generated from VGL. LDO output used for panel voltage. Connect a capacitor for stabilization. When not in use, please open this pin.
OVDD (BVP3D)	O	Positive output voltage generated from AVDD. LDO output used for OLED panel display. Connect a capacitor for stabilization. When not in use, please open this pin.
OVSS (BVN3D)	O	Negative output voltage generated from VCL. LDO output used for OLED panel display Connect a capacitor for stabilization. When not in use, please open this pin.
VGMP	O	Output voltage generated from AVDD. LDO output for positive gamma high voltage generator.
VGSP	O	Output voltage generated from AVDD. LDO output for positive gamma low voltage generator.
VREF	O	Regulator output for internal reference voltage. Connect capacitor for stabilization.
DVDD	O	Regulator output for logic system power. Connect a capacitor for stabilization.
VREFP5	O	Regulator output for VREFP5. Connect capacitor for stabilization.
VREFN5	O	Regulator output for VREFN5. Connect capacitor for stabilization.

**4.7 Test Pins**

Signal	I/O	Function
ANALOG_TES T1~2	O	Test pin, not accessible to user. Must be left open.
TEST1~3	IO	Test pin, not accessible to user. Must be left open.
TESTEN	I	Test pin, not accessible to user. Must be left open., Internal pull low
EXTCLK	I	Test pin, not accessible to user. Must be left open.
DUMMY	I	Dummy PAD, leave it open
SOUT_DMY	O	Dummy PAD, leave it open

## 5. Function Description

### 5.1 Interface Type Selection

Interface type selection. The connections of IM[1:0] which not shown in table are invalid.

IM[1:0]	Display Data	Command
00	MIPI / 3-wire SPI	MIPI / 3-wire SPI
01	MIPI / 4-wire SPI	MIPI / 4-wire SPI
10	MIPI / QUAD-SPI	MIPI / QUAD-SPI
11	MCU 8-bit	MCU 8-bit

CONFIDENTIAL

## 5.2 3-wire/4-wire SPI Interface


### 5.2.1 Write Cycle and Sequence

During a write cycle the host processor sends a single bit of data to the display module via the interface. The 3-wire/4-wire SPI interface utilizes CSX, SCL and SDA signals. SCL is driven from high to low then pulled back to high during the write cycle. The host processor provides information during the write cycle while the display module reads the host processor information on the rising edge of SCL.


During the write sequence the host processor writes one or more bytes of information to the display module via the interface. The write sequence is initiated when CSX is driven from high to low and ends when CSX is pulled high. The 3-wire serial data contains DCX bit and a transmission byte. DCX bit is driven low while command information is on the interface and is pulled high when data is present.

The 3-wire/4-wire SPI interface write command sequences are described in the following figure.

#### 3-wire SPI




#### 4-wire SPI




The 3-wire/4-wire SPI interface write display data sequences are described in the following figure.


When DSPI\_en =0, the host sends data by SDA only.




When DSPI\_en =1, the host sends data by SDA and DCX.




**SPI4-1wire, RGB888: JFPP = 3'b111, DSPI\_EN=1'b1, DSPI\_CFG=2'b00**




**SPI4-1P1T, 2wire, RGB888: JFPP = 3'b111, DSPI\_EN=1'b1, DSPI\_CFG=2'b10**




**SPI4-2P3T, 2wire, RGB888: JFPP = 3'b111, DSPI\_EN=1'b1, DSPI\_CFG=2'b11**




**SPI4-1wire, RGB666: JFPP = 3'b110, DSPI\_EN=1'b1, DSPI\_CFG=2'b00**




**SPI4-1P1T, 2wire, RGB666: JFPP = 3'b110, DSPI\_EN=1'b1, DSPI\_CFG=2'b10**




**SPI4-2P3T, 2wire, RGB666: JFPP = 3'b110, DSPI\_EN=1'b1, DSPI\_CFG=2'b11**



**SPI4-1wire, RGB565: JFPP = 3'b101, DSPI\_EN=1'b1, DSPI\_CFG=2'b00**



**SPI4-1P1T, 2wire, RGB565: JFPP = 3'b101, DSPI\_EN=1'b1, DSPI\_CFG=2'b10**




### 5.2.2 Read Cycle and Sequence

During a read cycle the host processor reads a single bit of data from the display module via the interface. The 3-wire/4-wire SPI interface utilizes CSX, SCL and SDA signals. SCL is driven from high to low then pulled back to high during the read cycle. The display module provides information during the read cycle while the host processor reads the display module information on the rising edge of SCL.


During the read sequence the host processor reads one or more bytes of information from the display module via the interface. The read sequence is initiated when CSX is driven from high to low and ends when CSX is pulled high. The 3-wire serial data contains DCX bit and a transmission byte. DCX is driven low while command information is on the interface and is pulled high when data is present.

The 3-wire/4-wire SPI interface read command sequences are described in the following figure.


#### 3-wire SPI (0Ah/0Bh/0Ch/0Dh/0Eh/0Fh/DAh/DBh/DCh) for 8 bit read




#### 3-wire SPI (04h) for 24 bit read



**4-wire SPI (0Ah/0B/0Ch/0Dh/0Eh/0Fh/DAh/DBh/DCh) for 8 bit read**



**4-wire SPI (04h) for 24 bit read**




### 5.2.3 Break and Pause Sequence

The host processor can break a read or write sequence by pulling the CSX signal high during a command or data byte. The display module shall reset its interface so it will be ready to receive the same byte when CSX is again driven low.

The host processor can pause a read or write sequence by pulling the CSX signal high between command or data bytes. The display module shall wait for the host processor to drive CSX low before continuing the read or write sequence at the point where the sequence was paused.

#### 1. Middle of frame




#### 2. Between frames

Without break



With break



Break can be e.g. another command or noise pulse.

### 5.3 Display Serial Interface (DSI)

DSI-compliant peripherals support either of two basic modes of operation: Command Mode and Video Mode. The mode definitions reflect the primary intended use of DSI for display interconnect, but are not intended to restrict DSI from operating in other applications.

W040 is capable of both Command Mode operation and Video Mode operation. Command Mode refers to operation in which transactions primarily take the form of sending commands and data to a display module that incorporates a display controller. The display controller may include local registers and a frame buffer. Systems using Command Mode write to, and read from, the registers and frame buffer memory. The host processor indirectly controls activity at the peripheral by sending commands, parameters and data to the display controller.

The host processor can also read display module status information or the contents of the frame memory. Command Mode operation requires a bidirectional interface. Video Mode refers to operation in which transfers from the host processor to the peripheral take the form of a real-time pixel stream. In normal operation, the display module relies on the host processor to provide image data at sufficient bandwidth to avoid flicker or other visible artifacts in the displayed image. Video information should only be transmitted using High Speed Mode.


W040 Video Mode architectures also include a simple timing controller and partial frame buffer, used to maintain a partial-screen or lower-resolution image in standby or Low Power Mode. This permits the interface to reduce power consumption.

W040 Configuration:

Lane Pair	MCU(Master) W040(Slave)
Clock Lane	Unidirectional Lane Clock only
Data Lane 0	Bi-directional Lane Forward High-speed Bi-directional Escape Mode Bi-directional LPDT
Data Lane 1	Unidirectional Lane Forward High-Speed Escape Mode No LPDT

### 5.3.1 DSI Protocol

On the transmitter side of a DSI Link, parallel data, signal events, and commands are converted to packets. These packets are sent across the serial Link. The receiver side of a DSI Link performs the converse of the transmitter side, decomposing the packet into parallel data, signal events and commands.



There are two kinds of packets, **short packet and long packet**.

Short packet structure:

LP-11: low power mode


SoT: start of transmission

DI: data identification

Data 0, Data1: packet data

ECC: error correction code

EoT: End of Transmission



DI structure:

Virtual Channel: these two bits identify the data as directed to one of four virtual channels

Data Type: It specifies the packet structure and packet format

Virtual Channel (VC)		Data Type (DT)					
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0

Long packet structure:

LP-11: low power mode

SoT: start of transmission


DI: data identification

Word Count: the number of data bytes of packet data

ECC: error correction code

Checksum: The 16-bit CRC generator to check packet data. If the calculated checksum of receiver are equal to the packet data, the packet data is correct. If the calculated checksum of receiver are not equal, the packet data are not correct.

EoT: end of transmission



### 5.3.2 Processor to Peripheral Transactions

Processor to Peripheral Direction Packet Data Types

Data Type	Data Type binary	Description	Packet Size
01h	00 0001	Sync Event, V Sync Start	Short
11h	01 0001	Sync Event, V Sync End	Short
21h	10 0001	Sync Event, H Sync Start	Short
31h	11 0001	Sync Event, H Sync End	Short
08h	00 1000	End of Transmission packet (EoTp)	Short
02h	00 0010	Color Mode (CM) Off Command	Short
12h	01 0010	Color Mode (CM) On Command	Short
22h	10 0010	reserved	Short
32h	11 0010	reserved	Short
03h	00 0011	reserved	Short
13h	01 0011	Generic Short WRITE, 1 parameter	Short
23h	10 0011	Generic Short WRITE, 2 parameters	Short
04h	00 0100	reserved	Short
14h	01 0100	Generic READ, 1 parameter	Short
24h	10 0100	Generic READ, 2 parameters	Short
05h	00 0101	DCS Short WRITE, no parameters	Short
15h	01 0101	DCS Short WRITE, 1 parameter	Short
06h	00 0110	DCS READ, no parameters	Short
37h	11 0111	Set Maximum Return Packet Size	Short
09h	00 1001	Null Packet, no data	Long
19h	01 1001	Blanking Packet, no data	Long
29h	10 1001	Generic Long Write	Long
39h	11 1001	DCS Long Write/write_LUT Command Packet	Long
0Eh	00 1110	Packed Pixel Stream, 16-bit RGB, 5-6-5 Format	Long
1Eh	01 1110	Packed Pixel Stream, 18-bit RGB, 6-6-6 Format	Long
2Eh	10 1110	Loosely Packed Pixel Stream, 18-bit RGB, 6-6-6 Format	Long
3Eh	11 1110	Packed Pixel Stream, 24-bit RGB, 8-8-8 Format	Long

## Sync Event, Data Type = xx 0001

Sync Events are all short packets and time-accurately. They can perform like the start and end of sync pulses. To represent timing information as accurately as possible, a V Sync Start event represents the start of the VSA and also implies an H Sync Start event for the first line of the VSA. Hence, a V Sync End event implies an H Sync Start event for the last line of the VSA. Sync events may be concatenated with blanking packets to convey inter-line timing accurately and avoid the overhead of switching between LPS and HS for every event. Note there is a power penalty for keeping the data line in HS mode.

## EoT packet

This short packet is used to indicate the end of a high speed (HS) transmission. This packet will enhance overall system reliability. Although the main objective of the EoTp is to enhance robustness during HS transmission mode, W040 can detect and interpret arriving EoTps regardless of transmission mode (HS or LP modes)

## Color Mode Off / On Command

They are short packet commands to switch video display module between normal display mode and low-color mode for power saving.

## Generic short write / read packet

Generic Short WRITE command is a Short packet type for sending generic data to the peripheral. Generic READ request is a Short packet requesting data from the peripheral.

## DCS commands

### DCS short write command

DCS short write command is used to write a single data byte command to display module. If there is a valid parameter byte, data type bit 4 shall be set to 1. If there is no valid parameter byte, data type bit 4 shall be set to 0 and the parameter byte shall be 00h.

### DCS read commands

The commands are used to request data from a display module.

### DCS Long Write / write\_LUT command

The commands are used to send larger blocks of data to a display module.

## Maximum return packet size

This command specifies the maximum size of the payload in a long packet transmission from a display module to host processor.

## Null Packet

This is a mechanism for keeping the data lane(s) in high speed mode while sending dummy data.

## Blanking Packet


A Blanking packet is used to convey blanking timing information in a Long packet. The packet represents a period between active scan lines of a Video Mode display, where traditional display timing is provided from the host processor to the display module. The blanking period may have Sync Event packets interspersed between blanking segments. Blanking packets may contain arbitrary data as payload.

## Generic Long Write

This is used to transmit arbitrary blocks of data from a host processor to a peripheral.


Packed Pixel Stream, 16-bit Format, Data Type: 00 1110

The pixel format is five bits red, six bits green and five bits blue. The green component is split across two bytes. Within a color component, the LSB is sent first, the MSB last.




Packet pixel stream, 18-bit format, Data Type: 01 1110

The pixel format is six bits red, six bits green and six bits blue. Within a color component, the LSB is sent first, the MSB last.




Packet pixel stream, 18-bit format in three bytes, Data Type: 10 1110

This is 18-bit pixel losslessly packed format, each R, G or B color component is six bits but shifted to the upper bits of byte.



Packet pixel stream, 24-bit format, Data Type: 11 1110  
The pixel format is eight bits red, eight bits green and eight bits blue.



Attachment is the exclusive property of Raydium and shall not be reproduced or copied or transformed to any other format without prior permission of Raydium. Please handle the information based on Non-Disclosure Agreement.

### 5.3.3 Peripheral-to-Processor LP Transmission

All Command Mode systems require bidirectional capability for returning READ data, acknowledge, or error information to the host processor. Multi-Lane systems shall use Lane 0 for all peripheral-to-processor transmissions. Reverse-direction signaling shall only use low power mode transmission.

Packet structure for peripheral-to-processor transaction is the same as for the processor-to-peripheral direction. For the processor-to-peripheral direction, two basic packet formats are the same as the peripheral-to-processor direction: Short and Long packet structure. BTA shall take place after every peripheral-to-processor transaction. This returns bus control to the host processor following the completion of the LP transmission from the peripheral.

There are four basic types of peripheral-to-processor transactions.

Tearing Effect: It is a Trigger message sent to convey display timing information to the host processor.

Acknowledge: It is a Trigger Message sent when the current transmission, as well as all preceding transmissions since the last peripheral to host communication.

Acknowledge and Error Report: It is a Short packet sent if any errors were detected in preceding transmissions from the host processor.

Response to Read Request: It may be a Short or Long packet that returns data requested by the preceding READ command from the processor.

Interpretation of processor-to-peripheral transactions with BTA asserted, and the expected responses, are as follows:

Following a non-Read command: If no errors were detected, the peripheral shall respond with Acknowledge.

Following a Read request: The peripheral shall send the requested READ data if no errors were detected and stored since the last peripheral to host communication.

Following a Read request: If only a single-bit ECC error was detected and corrected, the peripheral shall send the requested READ data in a Long or Short packet and a 4-byte Acknowledge and Error Report packet in the same LP transmission.

Following a non-Read command: If only a single-bit ECC error was detected and corrected, the peripheral shall respond to BTA by sending a 4-byte Acknowledge and Error Report packet.

Following a Read request: If multi-bit ECC errors were detected and not corrected, the peripheral shall send a 4-byte Acknowledge and Error Report packet without sending Read data.

Following a non-Read command: If multi-bit ECC errors were detected and not corrected, the peripheral shall not execute the command, and shall send a 4-byte Acknowledge and Error Report packet.

Following any command: If SoT Error, SoT Sync Error, the VC of DSI or the ID of DSI Invalid or DSI protocol violation was detected, or the DSI command was not recognized, the peripheral shall send a 4-byte Acknowledge and Error Report response.

Following any command: If EoT Sync Error or LP Transmit Sync Error is detected, or a checksum error is detected in the payload, the peripheral shall send a 4-byte Acknowledge and Error Report packet.

**5.3.4 Error Report Format**

The following table shows the bit assignment for all error report.

Bit	Description
0	SoT Error
1	SoT Sync Error
2	EoT Sync Error
3	Escape Mode Entry Command Error
4	Low-Power Transmit Sync Error
5	HS Receive Timeout Error
6	False Control Error
7	Reserved
8	ECC Error, single-bit (detected and corrected)
9	ECC Error, multi-bit (detected, not corrected)
10	Checksum Error (Long packet only)
11	DSI Data Type Not Recognized
12	DSI VC ID Invalid
13	reserved
14	reserved
15	reserved

**5.3.5 Peripheral-to-Processor Transaction – Detail Format Description**

The following list is the complete set of peripheral-to-processor data types.

Data type, hex	Data type binary	Description	Packet size
02h	00 0010	Acknowledge and error report	short
08h	00 1000	reserved	short
11h	01 0001	GEN short read reponse, 1byte returned	short
12h	01 0010	GEN short read reponse, 2bytes returned	short
1Ah	01 1010	Generic long read reponse	long
1Ch	01 1100	DCS long read reponse	long
21h	10 0001	DCS short read reponse, 1byte returned	short
22h	10 0010	DCS short read reponse, 2bytes returned	short

**Acknowledge and error report:** It is sent with BTA asserted when a reportable error is detected in the preceding, or earlier, transmission from the host processor.


**Generic Short Read Response:** This is the short-packet response to Generic READ Request. Packet composition is the Data Identifier (DI) byte, two bytes of payload data and an ECC byte. If the command itself is possibly corrupt, due to an uncorrectable ECC error, SoT or SoT Sync error, the requested READ data packet shall not be sent and only the Acknowledge and Error Report packet shall be sent.

**Generic long read reponse:** This is the long-packet response to Generic READ Request. Packet composition is DI followed by a two-byte Word Count, an ECC byte, N bytes of payload, and a two-byte Checksum. If the command itself is possibly corrupt, due to an uncorrectable ECC error, SoT or SoT Sync error, the requested READ data packet shall not be sent and only the Acknowledge and Error Report packet shall be sent.

**DCS long read reponse:** This is a Long packet response to DCS Read Request. Packet composition is DI followed by a two-byte Word Count, an ECC byte, N bytes of payload, and a two-byte Checksum. If the DCS command itself is possibly corrupt, due to uncorrectable ECC error, SoT or SoT Sync error, the requested READ data packet shall not be sent and only the Acknowledge and Error Report packet shall be sent.

**DCS short read reponse:** This is the short-packet response to DCS Read Request. Packet composition is DI, two bytes of payload data and an ECC byte. If the command itself is possibly corrupt, due to an uncorrectable ECC error, SoT or SoT Sync error, the requested READ data packet shall not be sent and only the Acknowledge and Error Report packet shall be sent.

## 5.3.6 DSI Video Mode Interface Timing



CONFIDENTIAL

### 5.3.7 Error Correction Code (ECC)

ECC shall always be generated and appended in the Packet Header from the host processor. Peripherals with Bidirectional Links shall also generate and send ECC.

The number of parity or error check bits required is given by the Hamming rule, which uses parity to correct a single-bit error or detect a two-bit error, but are not capable of doing both simultaneously. DSI uses Hamming-modified codes where an extra parity bit is used to support both single error correction as well as two-bit error detection.

Since Packet Headers are fixed at four bytes (twenty-four data bits and eight ECC bits), P6 and P7 of the ECC byte are unused and shall be set to zero by the transmitter. The receiver shall ignore P6 and P7 and set both bits to zero before processing ECC.

The parity bits of ECC are defined as below:

$$P7 = 0$$

$$P6 = 0$$

$$P5 = D10 \wedge D11 \wedge D12 \wedge D13 \wedge D14 \wedge D15 \wedge D16 \wedge D17 \wedge D18 \wedge D19 \wedge D21 \wedge D22 \wedge D23$$

$$P4 = D4 \wedge D5 \wedge D6 \wedge D7 \wedge D8 \wedge D9 \wedge D16 \wedge D17 \wedge D18 \wedge D19 \wedge D20 \wedge D22 \wedge D23$$

$$P3 = D1 \wedge D2 \wedge D3 \wedge D7 \wedge D8 \wedge D9 \wedge D13 \wedge D14 \wedge D15 \wedge D19 \wedge D20 \wedge D21 \wedge D23$$

$$P2 = D0 \wedge D2 \wedge D3 \wedge D5 \wedge D6 \wedge D9 \wedge D11 \wedge D12 \wedge D15 \wedge D18 \wedge D20 \wedge D21 \wedge D22$$

$$P1 = D0 \wedge D1 \wedge D3 \wedge D4 \wedge D6 \wedge D8 \wedge D10 \wedge D12 \wedge D14 \wedge D17 \wedge D20 \wedge D21 \wedge D22 \wedge D23$$

$$P0 = D0 \wedge D1 \wedge D2 \wedge D4 \wedge D5 \wedge D7 \wedge D10 \wedge D11 \wedge D13 \wedge D16 \wedge D20 \wedge D21 \wedge D22 \wedge D23$$

The table below shows a compact way to specify the encoding of parity and decoding of syndromes.

ECC Parity Generation Rules:

Data Bit	P7	P6	P5	P4	P3	P2	P1	P0	Hex
0	0	0	0	0	0	1	1	1	0x07
1	0	0	0	0	1	0	1	1	0x0B
2	0	0	0	0	1	1	0	1	0x0D
3	0	0	0	0	1	1	1	0	0x0E
4	0	0	0	1	0	0	1	1	0x13
5	0	0	0	1	0	1	0	1	0x15
6	0	0	0	1	0	1	1	0	0x16
7	0	0	0	1	1	0	0	1	0x19
8	0	0	0	1	1	0	1	0	0x1A
9	0	0	0	1	1	1	0	0	0x1C
10	0	0	1	0	0	0	1	1	0x23
11	0	0	1	0	0	1	0	1	0x25
12	0	0	1	0	0	1	1	0	0x26
13	0	0	1	0	1	0	0	1	0x29
14	0	0	1	0	1	0	1	0	0x2A
15	0	0	1	0	1	1	0	0	0x2C
16	0	0	1	1	0	0	0	1	0x31
17	0	0	1	1	0	0	1	0	0x32
18	0	0	1	1	0	1	0	0	0x34
19	0	0	1	1	1	0	0	0	0x38
20	0	0	0	1	1	1	1	1	0x1F
21	0	0	1	0	1	1	1	1	0x2F
22	0	0	1	1	0	1	1	1	0x37
23	0	0	1	1	1	0	1	1	0x3B

### 5.3.8 Notice

1. We recommend users to stay in STOP state for 500ns when switching from LPDT to HSDT.
2. We recommend users to adopt EoTp to enhance overall robustness of the system during HSDT.


CONFIDENTIAL

## 5.4 Tearing Effect Output

The tearing effect output line supplies to the HOST a panel synchronization signal. This signal can be enabled or disabled by the set\_tear\_off (34h) and set\_tear\_on (35h) commands. The mode of the tearing effect signal is defined by the parameter of the set\_tear\_on (35h) and set\_tear\_scanline(44h) commands. The signal can be used by the HOST to synchronize internal VSYNC when displaying video images.

### 5.4.1 Tearing Effect Line Mode


Mode 1, the tearing effect output signal consist of V-sync information only:



tvdh = The LCD display is not updated from the frame memory.

tvdl = The LCD display is updated from the frame memory.


Mode 2, the tearing effect output signal consist of V-sync and H-sync information:




thdh = The LCD display is not updated from the frame memory.

thdl = The LCD display is updated from the frame memory.

Mode 3, this mode turn on the tearing effect output signal when vertical scanning reaches line N.




N = The N-th scanning line which set by register N[15:0] of command STESL(44h).



Note. During Sleep In mode, the tearing effect output signal is active low.

## 5.4.2 Tearing Effect Line Timing

The tearing effect signal is described as below:




AC characteristics of Tearing Effect Signal (Frame Rate = 60.5Hz)

Symbol	Parameter	Min.	Max.	Unit	Description
$t_{vdl}$	Vertical timing low duration	TBD		ms	
$t_{vdh}$	Vertical timing high duration	TBD		us	
$t_{hdl}$	Horizontal timing low duration	TBD		us	
$t_{hdh}$	Horizontal timing high duration	TBD		us	

Notes:

The signal's rise and fall times ( $t_f$ ,  $t_r$ ) are stipulated to be equal to or less than 15ns.



The Tearing Effect Output Line is fed back to the HOST and should be used as shown below to avoid tearing effect:

The Tearing Effect output line supplies to the HOST a panel synchronization signal. This signal can be enabled or disabled by the `set_tear_off(34h)`, `set_tear_on(35h)` commands. The mode of the Tearing Effect Signal is defined by the Parameter of the Tearing Effect Line On command. The signal can be used by the HOST to synchronize internal VSYNC when displaying video images.

TEON (35h)	TELOM (35h, 1 <sup>st</sup> bit)	TE signal Output
0	*	GND
1	0	TE (Mode 1)
1	1	TE (Mode 2)

## 6. Command

### 6.1 Command List

Command			W/R	Function	D7	D6	D5	D4	D3	D2	D1	D0	Default (hex)	MTP					
Page	Add.	Para.																	
CMD1	00h	-	W	NOP	No Argument						-	-	-	-					
CMD1	01h	-	W	Software reset	No Argument						-	-	-	-					
CMD1	04h	1st	R	Read display identification information	ID1[7:0]						00h								
CMD1	04h	2nd			ID2[7:0]						80h								
CMD1	04h	3rd			ID3[7:0]						00h								
CMD1	05h	-	R	Read number of the errors on DSI	P[7:0]						00h								
CMD1	0Ah	1st	R	Read display power mode	BSTON	IDMON	PTLON	SLPOUT	NORON	DISPON	-	-	08h	-					
CMD1	0Bh	1st	R	Read display MADCTR	MY	MX	-	-	RGB	-	RSMX	RSMY	00h	-					
CMD1	0Ch	1st	R	Read display pixel format	-	1	1	1	-	IFPF2	IFPF1	IFPF0	77h	-					
CMD1	0Dh	1st	R	Read display image mode	0	0	INVON	ALLPON	ALLPOFF	0	0	0	00h	-					
CMD1	0Eh	1st	R	Read display signal mode	TEON	M	0	0	0	0	0	ERR	00h	-					
CMD1	0Fh	1st	R	Read display self-diagnostic result	0	0	0	0	0	0	0	checksum_comp	00h	-					
CMD1	10h	-	W	Sleep-in	No Argument						-	-	-	-					
CMD1	11h	-	W	Sleep-out	No Argument						-	-	-	-					
CMD1	12h	-	W	Partial display mode on	No Argument						-	-	-	-					
CMD1	13h	-	W	Normal display mode on	No Argument						-	-	-	-					
CMD1	20h	-	W	Display inversion off	No Argument						-	-	-	-					
CMD1	21h	-	W	Display inversion on	No Argument						-	-	-	-					
CMD1	22h	-	W	All pixel off	No Argument						-	-	-	-					
CMD1	23h	-	W	All pixel on	No Argument						-	-	-	-					
CMD1	28h	-	W	Display off	No Argument						-	-	-	-					
CMD1	29h	-	W	Display on	No Argument						-	-	-	-					
CMD1	2Ah	1st	W	Set column start address	SC[9:8]						00h								
CMD1		2nd	W		SC[7:0]						00h								
CMD1		3rd	W		EC[9:8]						01h								
CMD1		4th	W		EC[7:0]						8Fh								
CMD1	2Bh	1st	W	Set row start address	SP[9:8]						00h								
CMD1		2nd	W		SP[7:0]						00h								
CMD1		3rd	W		EP[9:8]						01h								
CMD1		4th	W		EP[7:0]						8Fh								
CMD1	2Ch	-	W	Memory write	No Argument						- -								
CMD1	2Eh	-	W	Memory read	No Argument						- -								
CMD1	30h	1st	W	Partial area	SR[9:8]						00h								
CMD1		2nd	W		SR[7:0]						00h								
CMD1		3rd	W		ER[9:8]						01h								
CMD1		4th	W		ER[7:0]						8Fh								
CMD1	31h	1st	W	Vertical partial area	PSC[9:8]						00h								
CMD1		2nd	W		PSC[7:0]						00h								
CMD1		3rd	W		PEC[9:8]						01h								
CMD1		4th	W		PEC[7:0]						8Fh								
CMD1	34h	-	W	Tearing effect line off	No Argument						- -								
CMD1	35h	-	W	Tearing effect line on	0	0	0	0	0	0	0	TELOM	00h	-					
CMD1	36h	-	W	Scan direction control	MADCTR[7:0]						00h								
CMD1	38h	-	W	Idle mode off	No Argument						- -								
CMD1	39h	-	W	Enter idle mode	No Argument						- -								
CMD1	3Ah	-	W	Interface Pixel Format	0	1	1	1	0	IFPF[2]	IFPF[1]	IFPF[0]	77h	-					
CMD1	3Ch	-	W	Memory Continuous Write	No Argument						- -								
CMD1	3Eh	-	W	Memory Continuous Read	No Argument						- -								
CMD1	44h	1st	W	Set tear scan-line	STS[15:8]						00h								

Attachment is the exclusive property of Raydium and shall not be reproduced or copied or transformed to any other format without prior permission of Raydium. Please handle the information based on Non-Disclosure Agreement.

CMD1		2nd	W	STS[7:0]								00h	-	
CMD1	45h	1st	R	Get scan line								00h	-	
CMD1		2nd	R	GTS[7:0]			00h	-						
CMD1	4Fh	-	W	Deep standby	0	0	0	0	0	0	0	DSTB	00h	-
CMD1	51h	-	W	Write display brightness	DBV[7:0]								FFh	-
CMD1	52h	-	R	Read display brightness	DBV[7:0]								FFh	-
CMD1	53h	-	W	Write CTRL display	0	0	BCTRL	0	DD	0	0	0	28h	-
CMD1	54h	-	R	Read CTRL display	0	0	BCTRL	0	DD	0	0	0	28h	-
CMD1	A1h	1st	R	Read DDB	SID[7:0]								D0h	-
CMD1		2nd	R		SID[15:8]								01h	-
CMD1		3rd	R		MID[7:0]								80h	-
CMD1		4th	R		MID[15:8]								90h	-
CMD1		5th	R		1	1	1	1	1	1	1	1	FFh	-
CMD1	A8h	1st	R	Read DDB Continuous	SID[7:0]								D0h	-
CMD1		2nd	R		SID[15:8]								01h	-
CMD1		3rd	R		MID[7:0]								80h	-
CMD1		4th	R		MID[15:8]								90h	-
CMD1		5th	R		1	1	1	1	1	1	1	1	FFh	-
CMD1	AAh	-	R	Read first checksum	FCS[7:0]								00h	-
CMD1	Afh	-	R	Read continuous checksum	CCS[7:0]								00h	-
CMD1	C2h		W	Set_DSI Mode	0	0	0	0	0	0	DM1	DM0	00h	
CMD1	C4h		W	Set_DSPI Mode	SPI_WRA M	0	DSPI_CFG 1	DSPI_CFG 0	0	0	0	DSPI_EN	00h	-
CMD1	DAh	-	R	Read display identification information (the same as 04h)	ID1[7:0]								00h	-
CMD1	DBh	-	R		ID2[7:0]								80h	-
CMD1	DCh	-	R		ID3[7:0]								00h	-
CMD1	FEh	-	W	Write CMD mode page	0	0	0	0	CMD_Page[3:0]				00h	-
CMD1	FFh	-	R	Read CMD page Status	0	0	0	0	CMD_Status[3:0]				00h	-

**6.2 Command Description****NOP (0000h)**

NOP (No Operation)																								
Inst/Para	R/W	Address		D15-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX											
		MIP1	Other																					
NOP	W	00h	0000h	No Argument																				
Description	This command is an empty command; it does not have any effect on the display module. X = Don't care.																							
Restriction	None																							
Register Availability	<table border="1"><thead><tr><th>Status</th><th>Availability</th></tr></thead><tbody><tr><td>Normal Mode On, Idle Mode Off, Sleep Out</td><td>Yes</td></tr><tr><td>Normal Mode On, Idle Mode On, Sleep Out</td><td>Yes</td></tr><tr><td>Partial Mode On, Idle Mode Off, Sleep Out</td><td>Yes</td></tr><tr><td>Partial Mode On, Idle Mode On, Sleep Out</td><td>Yes</td></tr><tr><td>Sleep In</td><td>Yes</td></tr></tbody></table>												Status	Availability	Normal Mode On, Idle Mode Off, Sleep Out	Yes	Normal Mode On, Idle Mode On, Sleep Out	Yes	Partial Mode On, Idle Mode Off, Sleep Out	Yes	Partial Mode On, Idle Mode On, Sleep Out	Yes	Sleep In	Yes
Status	Availability																							
Normal Mode On, Idle Mode Off, Sleep Out	Yes																							
Normal Mode On, Idle Mode On, Sleep Out	Yes																							
Partial Mode On, Idle Mode Off, Sleep Out	Yes																							
Partial Mode On, Idle Mode On, Sleep Out	Yes																							
Sleep In	Yes																							
Default	<table border="1"><thead><tr><th>Status</th><th>Default Value</th></tr></thead><tbody><tr><td>Power On Sequence</td><td>N/A</td></tr><tr><td>SW Reset</td><td>N/A</td></tr><tr><td>HW Reset</td><td>N/A</td></tr></tbody></table>												Status	Default Value	Power On Sequence	N/A	SW Reset	N/A	HW Reset	N/A				
Status	Default Value																							
Power On Sequence	N/A																							
SW Reset	N/A																							
HW Reset	N/A																							
Flow Chart	None																							

## SWRESET(0100h) : Software Reset

0100H		SWRESET(Software Reset)																							
Inst/Para	R/W	Address		D15-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX												
		MIPi	Other																						
SWRESET	W	01h	0100h	No Argument																					
Description	When the Software Reset command is written, it causes software reset. It resets the commands and parameters to their S/W Reset default values. (See default tables in each command description.)																								
Restriction	Software Reset Command cannot be sent during Sleep Out sequence. Any new command cannot be sent for 10-frame period until the W040 enters Sleep-In mode. Do not send any command.																								
Register Availability	<table border="1"> <thead> <tr> <th>Status</th> <th>Availability</th> </tr> </thead> <tbody> <tr> <td>Normal Mode On, Idle Mode Off, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Normal Mode On, Idle Mode On, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Partial Mode On, Idle Mode Off, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Partial Mode On, Idle Mode On, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Sleep In</td> <td>Yes</td> </tr> </tbody> </table>												Status	Availability	Normal Mode On, Idle Mode Off, Sleep Out	Yes	Normal Mode On, Idle Mode On, Sleep Out	Yes	Partial Mode On, Idle Mode Off, Sleep Out	Yes	Partial Mode On, Idle Mode On, Sleep Out	Yes	Sleep In	Yes	
Status	Availability																								
Normal Mode On, Idle Mode Off, Sleep Out	Yes																								
Normal Mode On, Idle Mode On, Sleep Out	Yes																								
Partial Mode On, Idle Mode Off, Sleep Out	Yes																								
Partial Mode On, Idle Mode On, Sleep Out	Yes																								
Sleep In	Yes																								
Default	<table border="1"> <thead> <tr> <th>Status</th> <th>Default Value</th> </tr> </thead> <tbody> <tr> <td>Power On Sequence</td> <td>N/A</td> </tr> <tr> <td>SW Reset</td> <td>N/A</td> </tr> <tr> <td>HW Reset</td> <td>N/A</td> </tr> </tbody> </table>												Status	Default Value	Power On Sequence	N/A	SW Reset	N/A	HW Reset	N/A					
Status	Default Value																								
Power On Sequence	N/A																								
SW Reset	N/A																								
HW Reset	N/A																								
Flow Chart	<pre> graph TD     SWRESET[SWRESET (01h)] --&gt; Display{Display whole blank screen}     Display --&gt; Set{Set Commands to S/W Default Value}     Set --&gt; SleepIn{Sleep In Mode}     </pre> <p><b>Legend:</b></p> <ul style="list-style-type: none"> <li>Command</li> <li>Parameter</li> <li>Display</li> <li>Action</li> <li>Mode</li> <li>Sequential transfer</li> </ul>																								

## RDDID(0400h~0402h) : Read Display ID

0400H		RDDID																										
Inst/Para	R/W	Address		D15-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX															
		MIPI	Other																									
RDDID	R	04h	0400h	x	ID17	ID16	ID15	ID14	ID13	ID12	ID11	ID10	00															
			0401h	x	ID27	ID26	ID25	ID24	ID23	ID22	ID21	ID20	80															
			0402h	x	ID37	ID36	ID35	ID34	ID33	ID32	ID31	ID30	00															
Description	The 1 <sup>st</sup> parameter (ID1): the Module's manufacture ID The 2 <sup>nd</sup> parameter (ID2): the Module/driver version ID The 3 <sup>rd</sup> parameter (ID3): the Module/driver ID Note: Commands RDID1/2/3 (DAh/DBh/DCh) read data correspond to the parameter 1, 2, 3 of command 04h, respectively.																											
Restriction	-																											
Register Availability	<table border="1"> <thead> <tr> <th>Status</th> <th>Availability</th> </tr> </thead> <tbody> <tr> <td>Normal Mode On, Idle Mode Off, Sleep Out</td><td>Yes</td> </tr> <tr> <td>Normal Mode On, Idle Mode On, Sleep Out</td><td>Yes</td> </tr> <tr> <td>Partial Mode On, Idle Mode Off, Sleep Out</td><td>Yes</td> </tr> <tr> <td>Partial Mode On, Idle Mode On, Sleep Out</td><td>Yes</td> </tr> <tr> <td>Sleep In</td><td>Yes</td> </tr> </tbody> </table>													Status	Availability	Normal Mode On, Idle Mode Off, Sleep Out	Yes	Normal Mode On, Idle Mode On, Sleep Out	Yes	Partial Mode On, Idle Mode Off, Sleep Out	Yes	Partial Mode On, Idle Mode On, Sleep Out	Yes	Sleep In	Yes			
Status	Availability																											
Normal Mode On, Idle Mode Off, Sleep Out	Yes																											
Normal Mode On, Idle Mode On, Sleep Out	Yes																											
Partial Mode On, Idle Mode Off, Sleep Out	Yes																											
Partial Mode On, Idle Mode On, Sleep Out	Yes																											
Sleep In	Yes																											
Default	<table border="1"> <thead> <tr> <th>Status</th> <th colspan="2">Default Value</th> </tr> <tr> <th></th> <th>After MTP</th> <th>Before MTP</th> </tr> </thead> <tbody> <tr> <td>Power On Sequence</td><td>MTP value</td><td>ID1=00h / ID2=80h / ID3=00h</td></tr> <tr> <td>SW Reset</td><td>MTP value</td><td>ID1=00h / ID2=80h / ID3=00h</td></tr> <tr> <td>HW Reset</td><td>MTP value</td><td>ID1=00h / ID2=80h / ID3=00h</td></tr> </tbody> </table>													Status	Default Value			After MTP	Before MTP	Power On Sequence	MTP value	ID1=00h / ID2=80h / ID3=00h	SW Reset	MTP value	ID1=00h / ID2=80h / ID3=00h	HW Reset	MTP value	ID1=00h / ID2=80h / ID3=00h
Status	Default Value																											
	After MTP	Before MTP																										
Power On Sequence	MTP value	ID1=00h / ID2=80h / ID3=00h																										
SW Reset	MTP value	ID1=00h / ID2=80h / ID3=00h																										
HW Reset	MTP value	ID1=00h / ID2=80h / ID3=00h																										
Flow Chart	<pre> graph TD     A[RDDID (04h)] --&gt; B{Send 1st parameter ID1[7:0]}     B --&gt; C{Send 2nd parameter ID2[7:0]}     C --&gt; D{Send 3rd parameter ID3[7:0]}   </pre> <p>Legend:</p> <ul style="list-style-type: none"> <li>Command</li> <li>Parameter</li> <li>Display</li> <li>Action</li> <li>Mode</li> <li>Sequential transfer</li> </ul>																											

## RDNUMED(0500h) : Read Number of Errors on DSI

0500H		RDNUMED																						
Inst/Para	R/W	Address		D15-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX											
		MIPI	Other																					
RDNUMED	R	05h	0500h	x	D7	D6	D5	D4	D3	D2	D1	D0	00											
Description	The first parameter is telling a number of the parity errors on DSI. The more detailed description of the bits is below. D[6..0] bits are telling a number of the parity errors. D[7] is set to "1" if there is overflow with D[6..0] bits. D[7..0] bits are set to "0"s (as well as RDDSM(0Eh)'s D0 are set "0" at the same time) after there is sent the first parameter information (= The read function is completed). This command is used for MIPI DSI only. It is no function for others interface operation.																							
Restriction	-																							
Register Availability	<table border="1"> <thead> <tr> <th>Status</th> <th>Availability</th> </tr> </thead> <tbody> <tr> <td>Normal Mode On, Idle Mode Off, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Normal Mode On, Idle Mode On, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Partial Mode On, Idle Mode Off, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Partial Mode On, Idle Mode On, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Sleep In</td> <td>Yes</td> </tr> </tbody> </table>												Status	Availability	Normal Mode On, Idle Mode Off, Sleep Out	Yes	Normal Mode On, Idle Mode On, Sleep Out	Yes	Partial Mode On, Idle Mode Off, Sleep Out	Yes	Partial Mode On, Idle Mode On, Sleep Out	Yes	Sleep In	Yes
Status	Availability																							
Normal Mode On, Idle Mode Off, Sleep Out	Yes																							
Normal Mode On, Idle Mode On, Sleep Out	Yes																							
Partial Mode On, Idle Mode Off, Sleep Out	Yes																							
Partial Mode On, Idle Mode On, Sleep Out	Yes																							
Sleep In	Yes																							
Default	<table border="1"> <thead> <tr> <th>Status</th> <th>Default Value</th> </tr> </thead> <tbody> <tr> <td>Power On Sequence</td> <td>00h</td> </tr> <tr> <td>SW Reset</td> <td>00h</td> </tr> <tr> <td>HW Reset</td> <td>00h</td> </tr> </tbody> </table>												Status	Default Value	Power On Sequence	00h	SW Reset	00h	HW Reset	00h				
Status	Default Value																							
Power On Sequence	00h																							
SW Reset	00h																							
HW Reset	00h																							
Flow Chart	<pre> graph TD     A[RDDID (05h)] --&gt; B{Send 1st parameter}     B --&gt; C[P[7:0]=00h RDDSM(0Eh)' s D0 = '0']   </pre> <p>Legend:</p> <ul style="list-style-type: none"> <li>Command</li> <li>Parameter</li> <li>Display</li> <li>Action</li> <li>Mode</li> <li>Sequential transfer</li> </ul>																							

## RDDPM (0A00h) : Read Display Power Mode

0A00H		RDDPM (Read Display Power Mode)																																				
Inst/Para	R/W	Address		D15-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX																									
		MIPI	Other		x	D7	D6	D5	D4	D3	D2	D1	D0																									
RDDPM	R	0Ah	0A00h		x	D7	D6	D5	D4	D3	D2	D1	D0																									
Description	This command indicates the current status of the display as described in the table below:																																					
		<table border="1"> <thead> <tr> <th>Bit</th> <th>Symbol</th> <th>Description</th> <th>Comment</th> </tr> </thead> <tbody> <tr> <td>D7</td> <td>BSTON</td> <td>Booster Voltage Status</td> <td>'1'=Booster on, '0'=Booster off</td> </tr> <tr> <td>D6</td> <td>IDMON</td> <td>Idle Mode On/Off</td> <td>'1' = Idle Mode On, '0' = Idle Mode Off</td> </tr> <tr> <td>D5</td> <td>PTLON</td> <td>Partial Mode On/Off</td> <td>'1' = Partial Mode On, '0' = Partial Mode Off</td> </tr> <tr> <td>D4</td> <td>SLPON</td> <td>Sleep In/Out</td> <td>'1' = Sleep Out, '0' = Sleep In</td> </tr> <tr> <td>D3</td> <td>NORON</td> <td>Display Normal Mode On/Off</td> <td>'1' = Normal Display, '0' = Partial Display</td> </tr> <tr> <td>D2</td> <td>DISON</td> <td>Display On/Off</td> <td>'1' = Display On, '0' = Display Off</td> </tr> <tr> <td>D1</td> <td>Reserved</td> <td></td> <td>0</td> </tr> <tr> <td>D0</td> <td>Reserved</td> <td></td> <td>0</td> </tr> </tbody> </table>	Bit	Symbol	Description	Comment	D7	BSTON	Booster Voltage Status	'1'=Booster on, '0'=Booster off	D6	IDMON	Idle Mode On/Off	'1' = Idle Mode On, '0' = Idle Mode Off	D5	PTLON	Partial Mode On/Off	'1' = Partial Mode On, '0' = Partial Mode Off	D4	SLPON	Sleep In/Out	'1' = Sleep Out, '0' = Sleep In	D3	NORON	Display Normal Mode On/Off	'1' = Normal Display, '0' = Partial Display	D2	DISON	Display On/Off	'1' = Display On, '0' = Display Off	D1	Reserved		0	D0	Reserved		0
Bit	Symbol	Description	Comment																																			
D7	BSTON	Booster Voltage Status	'1'=Booster on, '0'=Booster off																																			
D6	IDMON	Idle Mode On/Off	'1' = Idle Mode On, '0' = Idle Mode Off																																			
D5	PTLON	Partial Mode On/Off	'1' = Partial Mode On, '0' = Partial Mode Off																																			
D4	SLPON	Sleep In/Out	'1' = Sleep Out, '0' = Sleep In																																			
D3	NORON	Display Normal Mode On/Off	'1' = Normal Display, '0' = Partial Display																																			
D2	DISON	Display On/Off	'1' = Display On, '0' = Display Off																																			
D1	Reserved		0																																			
D0	Reserved		0																																			
Register Availability	<table border="1"> <thead> <tr> <th>Status</th> <th>Availability</th> </tr> </thead> <tbody> <tr> <td>Normal Mode On, Idle Mode Off, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Normal Mode On, Idle Mode On, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Partial Mode On, Idle Mode Off, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Partial Mode On, Idle Mode On, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Sleep In</td> <td>Yes</td> </tr> </tbody> </table>											Status	Availability	Normal Mode On, Idle Mode Off, Sleep Out	Yes	Normal Mode On, Idle Mode On, Sleep Out	Yes	Partial Mode On, Idle Mode Off, Sleep Out	Yes	Partial Mode On, Idle Mode On, Sleep Out	Yes	Sleep In	Yes															
Status	Availability																																					
Normal Mode On, Idle Mode Off, Sleep Out	Yes																																					
Normal Mode On, Idle Mode On, Sleep Out	Yes																																					
Partial Mode On, Idle Mode Off, Sleep Out	Yes																																					
Partial Mode On, Idle Mode On, Sleep Out	Yes																																					
Sleep In	Yes																																					
Default	<table border="1"> <thead> <tr> <th>Status</th> <th>Default Value</th> </tr> </thead> <tbody> <tr> <td>Power On Sequence</td> <td>08h</td> </tr> <tr> <td>SW Reset</td> <td>08h</td> </tr> <tr> <td>HW Reset</td> <td>08h</td> </tr> </tbody> </table>											Status	Default Value	Power On Sequence	08h	SW Reset	08h	HW Reset	08h																			
Status	Default Value																																					
Power On Sequence	08h																																					
SW Reset	08h																																					
HW Reset	08h																																					
Flow Chart	<p>Serial I/F Mode</p> <p>Parallel I/F Mode</p> <p>Host Driver</p> <p>Legend</p> <ul style="list-style-type: none"> <li>Command</li> <li>Parameter</li> <li>Display</li> <li>Action</li> <li>Mode</li> <li>Sequential transfer</li> </ul>																																					

## RDDMADCTR (0B00h): Read Display MADCTR

0B00H		RDDMADCTR (Read Display MADCTR)																																						
Inst/Para	R/W	Address		D15-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX																											
		MIPI	Other																																					
RDDMADCTR	R	0Bh	0B00h	x	D7	D6	0	0	D3	D2	D1	D0	00																											
Description	This command indicates the current status of the display as described in the table below:																																							
Register Availability	<table border="1"> <thead> <tr> <th>Bit</th> <th>Symbol</th> <th>Description</th> <th>Comment</th> </tr> </thead> <tbody> <tr> <td>D7</td> <td>MY</td> <td>row address increment</td> <td>0: Increasing in vertical 1: Decreasing in vertical</td> </tr> <tr> <td>D6</td> <td>MX</td> <td>column address increment</td> <td>0: Increasing in horizontal 1: Increasing in horizontal</td> </tr> <tr> <td>D3</td> <td>RGB</td> <td>RGB/BGR Order</td> <td>'1' =BGR, "0"=RGB</td> </tr> <tr> <td>D2</td> <td>Reserved</td> <td></td> <td>0</td> </tr> <tr> <td>D1</td> <td>RSMX</td> <td>Horizontal Flip</td> <td>'0' = Normal display(36H-D1='0') '1' = Flipped display(36H-D1='1')</td> </tr> <tr> <td>D0</td> <td>RSMY</td> <td>Vertical Flip</td> <td>'0' = Normal display(36H-D0='0') '1' = Flipped display(36H-D0='1')</td> </tr> </tbody> </table>												Bit	Symbol	Description	Comment	D7	MY	row address increment	0: Increasing in vertical 1: Decreasing in vertical	D6	MX	column address increment	0: Increasing in horizontal 1: Increasing in horizontal	D3	RGB	RGB/BGR Order	'1' =BGR, "0"=RGB	D2	Reserved		0	D1	RSMX	Horizontal Flip	'0' = Normal display(36H-D1='0') '1' = Flipped display(36H-D1='1')	D0	RSMY	Vertical Flip	'0' = Normal display(36H-D0='0') '1' = Flipped display(36H-D0='1')
Bit	Symbol	Description	Comment																																					
D7	MY	row address increment	0: Increasing in vertical 1: Decreasing in vertical																																					
D6	MX	column address increment	0: Increasing in horizontal 1: Increasing in horizontal																																					
D3	RGB	RGB/BGR Order	'1' =BGR, "0"=RGB																																					
D2	Reserved		0																																					
D1	RSMX	Horizontal Flip	'0' = Normal display(36H-D1='0') '1' = Flipped display(36H-D1='1')																																					
D0	RSMY	Vertical Flip	'0' = Normal display(36H-D0='0') '1' = Flipped display(36H-D0='1')																																					
Default	<table border="1"> <thead> <tr> <th>Status</th> <th>Availability</th> </tr> </thead> <tbody> <tr> <td>Normal Mode On, Idle Mode Off, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Normal Mode On, Idle Mode On, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Partial Mode On, Idle Mode Off, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Partial Mode On, Idle Mode On, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Sleep In</td> <td>Yes</td> </tr> </tbody> </table>													Status	Availability	Normal Mode On, Idle Mode Off, Sleep Out	Yes	Normal Mode On, Idle Mode On, Sleep Out	Yes	Partial Mode On, Idle Mode Off, Sleep Out	Yes	Partial Mode On, Idle Mode On, Sleep Out	Yes	Sleep In	Yes															
Status	Availability																																							
Normal Mode On, Idle Mode Off, Sleep Out	Yes																																							
Normal Mode On, Idle Mode On, Sleep Out	Yes																																							
Partial Mode On, Idle Mode Off, Sleep Out	Yes																																							
Partial Mode On, Idle Mode On, Sleep Out	Yes																																							
Sleep In	Yes																																							
Flow Chart	<p>Legend:</p> <ul style="list-style-type: none"> <li>Command</li> <li>Parameter</li> <li>Display</li> <li>Action</li> <li>Mode</li> <li>Sequential transfer</li> </ul>																																							

**RDDCOLMOD (0C00h): Read Display Pixel Format**

0C00H		RDDCOLMOD (Read Display Pixel Format)																							
Inst/Para	R/W	Address		D15-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX												
		MIPI	Other																						
RDDCOLMOD	R	0Ch	0C00h	x	0	1	1	1	0	IFPF[2]	IFPF[1]	IFPF[0]	77												
Description	This command indicates the current status of the display as described in the table below:																								
Register Availability	<table border="1"> <thead> <tr> <th>Status</th><th>Availability</th></tr> </thead> <tbody> <tr> <td>Normal Mode On, Idle Mode Off, Sleep Out</td><td>Yes</td></tr> <tr> <td>Normal Mode On, Idle Mode On, Sleep Out</td><td>Yes</td></tr> <tr> <td>Partial Mode On, Idle Mode Off, Sleep Out</td><td>Yes</td></tr> <tr> <td>Partial Mode On, Idle Mode On, Sleep Out</td><td>Yes</td></tr> <tr> <td>Sleep In</td><td>Yes</td></tr> </tbody> </table>												Status	Availability	Normal Mode On, Idle Mode Off, Sleep Out	Yes	Normal Mode On, Idle Mode On, Sleep Out	Yes	Partial Mode On, Idle Mode Off, Sleep Out	Yes	Partial Mode On, Idle Mode On, Sleep Out	Yes	Sleep In	Yes	
Status	Availability																								
Normal Mode On, Idle Mode Off, Sleep Out	Yes																								
Normal Mode On, Idle Mode On, Sleep Out	Yes																								
Partial Mode On, Idle Mode Off, Sleep Out	Yes																								
Partial Mode On, Idle Mode On, Sleep Out	Yes																								
Sleep In	Yes																								
Default	<table border="1"> <thead> <tr> <th>Status</th><th>Default Value</th></tr> </thead> <tbody> <tr> <td>Power On Sequence</td><td>77h</td></tr> <tr> <td>SW Reset</td><td>77h</td></tr> <tr> <td>HW Reset</td><td>77h</td></tr> </tbody> </table>												Status	Default Value	Power On Sequence	77h	SW Reset	77h	HW Reset	77h					
Status	Default Value																								
Power On Sequence	77h																								
SW Reset	77h																								
HW Reset	77h																								
Flow Chart	<pre> graph TD     subgraph "Serial I/F Mode"         S1[RDDCOLMOD (0Ch)] --&gt; S2[Send D[7:0]]     end     subgraph "Parallel I/F Mode"         P1[RDDCOLMOD (0Ch)] --&gt; P2[Dummy Read]         P2 --&gt; P3[Send D[7:0]]     end     HostDriver[Host Driver]     Legend[Legend]     Legend --&gt; Command[Command]     Legend --&gt; Parameter[Parameter]     Legend --&gt; Display[Display]     Legend --&gt; Action[Action]     Legend --&gt; Mode[Mode]     Legend --&gt; SequentialTransfer[Sequential transfer] </pre>																								

**RDDIM (0D00h): Read Display Image Mode**

0d00H		RDDIM (Read Display Image Mode)																																					
Inst/Para	R/W	Address		D15-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX																										
		MIPI	Other																																				
RDDIM	R	0Dh	0D00h	x	D7	D6	D5	D4	D3	D2	D1	D0	00																										
Description		The display module returns the display image mode status.																																					
		<table border="1"> <thead> <tr> <th>Bit</th> <th>Symbol</th> <th>Description</th> <th>Comment</th> </tr> </thead> <tbody> <tr> <td>D7</td> <td>Reserved</td> <td></td> <td>'0'</td> </tr> <tr> <td>D6</td> <td>Reserved</td> <td></td> <td>'0'</td> </tr> <tr> <td>D5</td> <td>INVON</td> <td>Inversion On/Off</td> <td>"1" = Inversion is On, "0" = Inversion is Off</td> </tr> <tr> <td>D4</td> <td>ALLON</td> <td>All Pixel On</td> <td>'0' = Normal display '1' = White display</td> </tr> <tr> <td>D3</td> <td>ALLOFF</td> <td>All Pixel Off</td> <td>'0' = Normal display '1' = Black display</td> </tr> <tr> <td>D2~D0</td> <td>Reserved</td> <td></td> <td>'000'</td> </tr> </tbody> </table>												Bit	Symbol	Description	Comment	D7	Reserved		'0'	D6	Reserved		'0'	D5	INVON	Inversion On/Off	"1" = Inversion is On, "0" = Inversion is Off	D4	ALLON	All Pixel On	'0' = Normal display '1' = White display	D3	ALLOFF	All Pixel Off	'0' = Normal display '1' = Black display	D2~D0	Reserved
Bit	Symbol	Description	Comment																																				
D7	Reserved		'0'																																				
D6	Reserved		'0'																																				
D5	INVON	Inversion On/Off	"1" = Inversion is On, "0" = Inversion is Off																																				
D4	ALLON	All Pixel On	'0' = Normal display '1' = White display																																				
D3	ALLOFF	All Pixel Off	'0' = Normal display '1' = Black display																																				
D2~D0	Reserved		'000'																																				
<table border="1"> <thead> <tr> <th>Status</th> <th>Availability</th> </tr> </thead> <tbody> <tr> <td>Normal Mode On, Idle Mode Off, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Normal Mode On, Idle Mode On, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Partial Mode On, Idle Mode Off, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Partial Mode On, Idle Mode On, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Sleep In</td> <td>Yes</td> </tr> </tbody> </table>												Status	Availability	Normal Mode On, Idle Mode Off, Sleep Out	Yes	Normal Mode On, Idle Mode On, Sleep Out	Yes	Partial Mode On, Idle Mode Off, Sleep Out	Yes	Partial Mode On, Idle Mode On, Sleep Out	Yes	Sleep In	Yes																
Status	Availability																																						
Normal Mode On, Idle Mode Off, Sleep Out	Yes																																						
Normal Mode On, Idle Mode On, Sleep Out	Yes																																						
Partial Mode On, Idle Mode Off, Sleep Out	Yes																																						
Partial Mode On, Idle Mode On, Sleep Out	Yes																																						
Sleep In	Yes																																						
<table border="1"> <thead> <tr> <th>Status</th> <th>Default Value</th> </tr> </thead> <tbody> <tr> <td>Power On Sequence</td> <td>00h</td> </tr> <tr> <td>SW Reset</td> <td>00h</td> </tr> <tr> <td>HW Reset</td> <td>00h</td> </tr> </tbody> </table>												Status	Default Value	Power On Sequence	00h	SW Reset	00h	HW Reset	00h																				
Status	Default Value																																						
Power On Sequence	00h																																						
SW Reset	00h																																						
HW Reset	00h																																						
<pre> graph TD     RDDIM[RDDIM (0D0h)] --&gt; SendD[Send D[7:0]]     RDDIM --&gt; ParallelI[F]     ParallelI --&gt; DummyRead[Dummy Read]     ParallelI --&gt; SendD2[Send D[7:0]]     style RDDIM fill:#fff,stroke:#000,stroke-width:1px     style SendD fill:#fff,stroke:#000,stroke-width:1px     style ParallelI fill:#fff,stroke:#000,stroke-width:1px     style DummyRead fill:#fff,stroke:#000,stroke-width:1px     style SendD2 fill:#fff,stroke:#000,stroke-width:1px     style HostDriver[Host Driver] fill:#fff,stroke:#000,stroke-width:1px     </pre>																																							
<p>Legend:</p> <ul style="list-style-type: none"> <li>Command</li> <li>Parameter</li> <li>Display</li> <li>Action</li> <li>Mode</li> <li>Sequential transfer</li> </ul>																																							
												Flow Chart																											

## RDDSM (0E00h): Read Display Signal Mode


RDDSM (Read Display Signal Mode)																																																
Inst/Para	R/W	Address		D15-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX																																			
		MIPI	Other																																													
RDDSM	R	0Eh	0E00h	x	D7	D6	D5	D4	D3	D2	D1	D0	00																																			
		The display module returns the Display Signal Mode.																																														
Description	<table border="1"> <thead> <tr> <th>Bit</th> <th>Symbol</th> <th>Description</th> <th>Comment</th> </tr> </thead> <tbody> <tr> <td>D7</td> <td>TEON</td> <td>Tearing Effect Line On/Off</td> <td>"1" = On, "0" = Off</td> </tr> <tr> <td>D6</td> <td>TELOM</td> <td>Tearing effect line mode</td> <td>"0" = mode1, "1" = mode2</td> </tr> <tr> <td>D5</td> <td>Reserved</td> <td></td> <td>'0'</td> </tr> <tr> <td>D4</td> <td>Reserved</td> <td></td> <td>'0'</td> </tr> <tr> <td>D3</td> <td>Reserved</td> <td></td> <td>'0'</td> </tr> <tr> <td>D2</td> <td>Reserved</td> <td></td> <td>'0'</td> </tr> <tr> <td>D1</td> <td>Reserved</td> <td></td> <td>'0'</td> </tr> <tr> <td>D0</td> <td>Error on DSI</td> <td>Error on DSI</td> <td>'0' = No Error '1' = Error</td> </tr> </tbody> </table>												Bit	Symbol	Description	Comment	D7	TEON	Tearing Effect Line On/Off	"1" = On, "0" = Off	D6	TELOM	Tearing effect line mode	"0" = mode1, "1" = mode2	D5	Reserved		'0'	D4	Reserved		'0'	D3	Reserved		'0'	D2	Reserved		'0'	D1	Reserved		'0'	D0	Error on DSI	Error on DSI	'0' = No Error '1' = Error
Bit	Symbol	Description	Comment																																													
D7	TEON	Tearing Effect Line On/Off	"1" = On, "0" = Off																																													
D6	TELOM	Tearing effect line mode	"0" = mode1, "1" = mode2																																													
D5	Reserved		'0'																																													
D4	Reserved		'0'																																													
D3	Reserved		'0'																																													
D2	Reserved		'0'																																													
D1	Reserved		'0'																																													
D0	Error on DSI	Error on DSI	'0' = No Error '1' = Error																																													
Register Availability	<table border="1"> <thead> <tr> <th>Status</th> <th>Availability</th> </tr> </thead> <tbody> <tr> <td>Normal Mode On, Idle Mode Off, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Normal Mode On, Idle Mode On, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Partial Mode On, Idle Mode Off, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Partial Mode On, Idle Mode On, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Sleep In</td> <td>Yes</td> </tr> </tbody> </table>												Status	Availability	Normal Mode On, Idle Mode Off, Sleep Out	Yes	Normal Mode On, Idle Mode On, Sleep Out	Yes	Partial Mode On, Idle Mode Off, Sleep Out	Yes	Partial Mode On, Idle Mode On, Sleep Out	Yes	Sleep In	Yes																								
Status	Availability																																															
Normal Mode On, Idle Mode Off, Sleep Out	Yes																																															
Normal Mode On, Idle Mode On, Sleep Out	Yes																																															
Partial Mode On, Idle Mode Off, Sleep Out	Yes																																															
Partial Mode On, Idle Mode On, Sleep Out	Yes																																															
Sleep In	Yes																																															
Default	<table border="1"> <thead> <tr> <th>Status</th> <th>Default Value</th> </tr> </thead> <tbody> <tr> <td>Power On Sequence</td> <td>00h</td> </tr> <tr> <td>SW Reset</td> <td>00h</td> </tr> <tr> <td>HW Reset</td> <td>00h</td> </tr> </tbody> </table>												Status	Default Value	Power On Sequence	00h	SW Reset	00h	HW Reset	00h																												
Status	Default Value																																															
Power On Sequence	00h																																															
SW Reset	00h																																															
HW Reset	00h																																															
<p>Flow Chart</p> <p>Legend</p> <ul style="list-style-type: none"> <li>Command</li> <li>Parameter</li> <li>Display</li> <li>Action</li> <li>Mode</li> <li>Sequential transfer</li> </ul> <pre> graph TD     RDDSM[RDDSM (0Eh)] --&gt; Serial  S[Send D[7:0]]     RDDSM --&gt; Parallel  P[Parallel I/F Mode]     P --&gt; Host Driver  DR[Dummy Read]     DR --&gt; Parallel  S2[Send D[7:0]]   </pre>																																																

**RDDSDR (0F00h): Read Display Self-Diagnostic Result**

RDDSDR (Read Display Self-Diagnostic Result)																								
0F00H	R/W	Address		D15-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX											
Inst/Para	R/W	MIPI	Other																					
RDDSDR		R	0Fh	0F00h	x	0	0	0	0	0	0	checksum_comp	00											
Description	The display module returns the self-diagnostic results following a Sleep Out command.																							
	<table border="1"> <thead> <tr> <th>Bit</th> <th>Symbol</th> <th>Description</th> <th>Comment</th> </tr> </thead> <tbody> <tr> <td>D0</td> <td>Reserved</td> <td>checksum_comp</td> <td>'0'</td> </tr> </tbody> </table>												Bit	Symbol	Description	Comment	D0	Reserved	checksum_comp	'0'				
Bit	Symbol	Description	Comment																					
D0	Reserved	checksum_comp	'0'																					
Register Availability	<table border="1"> <thead> <tr> <th>Status</th> <th>Availability</th> </tr> </thead> <tbody> <tr> <td>Normal Mode On, Idle Mode Off, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Normal Mode On, Idle Mode On, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Partial Mode On, Idle Mode Off, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Partial Mode On, Idle Mode On, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Sleep In</td> <td>Yes</td> </tr> </tbody> </table>												Status	Availability	Normal Mode On, Idle Mode Off, Sleep Out	Yes	Normal Mode On, Idle Mode On, Sleep Out	Yes	Partial Mode On, Idle Mode Off, Sleep Out	Yes	Partial Mode On, Idle Mode On, Sleep Out	Yes	Sleep In	Yes
Status	Availability																							
Normal Mode On, Idle Mode Off, Sleep Out	Yes																							
Normal Mode On, Idle Mode On, Sleep Out	Yes																							
Partial Mode On, Idle Mode Off, Sleep Out	Yes																							
Partial Mode On, Idle Mode On, Sleep Out	Yes																							
Sleep In	Yes																							
Default	<table border="1"> <thead> <tr> <th>Status</th> <th>Default Value</th> </tr> </thead> <tbody> <tr> <td>Power On Sequence</td> <td>00h</td> </tr> <tr> <td>SW Reset</td> <td>00h</td> </tr> <tr> <td>HW Reset</td> <td>00h</td> </tr> </tbody> </table>												Status	Default Value	Power On Sequence	00h	SW Reset	00h	HW Reset	00h				
Status	Default Value																							
Power On Sequence	00h																							
SW Reset	00h																							
HW Reset	00h																							
Flow Chart	<p>The flowchart illustrates two modes of operation:</p> <ul style="list-style-type: none"> <li><b>Serial I/F Mode:</b> RDDSDR (0Fh) sends D[7:0] to the Host Driver. The Host Driver then performs a "Dummy Read" and sends D[7:0] back.</li> <li><b>Parallel I/F Mode:</b> RDDSTR (0Fh) sends D[7:0] to the Host Driver. The Host Driver then performs a "Dummy Read" and sends D[7:0] back.</li> </ul> <p>A legend on the right defines the symbols used in the flowchart:</p> <ul style="list-style-type: none"> <li>Command (rectangle)</li> <li>Parameter (parallelogram)</li> <li>Display (diamond)</li> <li>Action (triangle)</li> <li>Mode (oval)</li> <li>Sequential transfer (oval)</li> </ul>																							


**SLPIN (1000h): Sleep In**

<b>SLPIN (Sleep In)</b>																								
Inst/Para	R/W	Address		D15-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX											
		MIP	Other																					
SLPIN	W	10h	1000h	No Argument																				
Description	<p>This command causes the display module to enter the minimum power consumption mode. In this mode the DC/DC converter is stopped, Internal display oscillator is stopped, and panel scanning is stopped. The control Interface such as registers is still working and keeps its values.</p> <p>After Sleep in command, user can send PCLK, HS and VS information on RGB I/F for blank display and this information is valid during 2 frames if there is used Normal Mode On in Sleep Out-mode.</p> <p>There is used an internal oscillator for blank display.</p>																							
Restriction	<p>This command has no effect when the display module is already in Sleep mode.</p> <p>Sleep In Mode can only be exit by the Sleep Out Command (11h).</p> <p>It must wait 5msec before sending next command for the supply voltages and clock circuits to stabilize.</p> <p>It must wait 120msec after sending Sleep Out command (when in Sleep In Mode) before Sleep In command can be sent.</p>																							
Register Availability	<table border="1"><thead><tr><th>Status</th><th>Availability</th></tr></thead><tbody><tr><td>Normal Mode On, Idle Mode Off, Sleep Out</td><td>Yes</td></tr><tr><td>Normal Mode On, Idle Mode On, Sleep Out</td><td>Yes</td></tr><tr><td>Partial Mode On, Idle Mode Off, Sleep Out</td><td>Yes</td></tr><tr><td>Partial Mode On, Idle Mode On, Sleep Out</td><td>Yes</td></tr><tr><td>Sleep In</td><td>Yes</td></tr></tbody></table>												Status	Availability	Normal Mode On, Idle Mode Off, Sleep Out	Yes	Normal Mode On, Idle Mode On, Sleep Out	Yes	Partial Mode On, Idle Mode Off, Sleep Out	Yes	Partial Mode On, Idle Mode On, Sleep Out	Yes	Sleep In	Yes
Status	Availability																							
Normal Mode On, Idle Mode Off, Sleep Out	Yes																							
Normal Mode On, Idle Mode On, Sleep Out	Yes																							
Partial Mode On, Idle Mode Off, Sleep Out	Yes																							
Partial Mode On, Idle Mode On, Sleep Out	Yes																							
Sleep In	Yes																							
Default	<table border="1"><thead><tr><th>Status</th><th>Default Value</th></tr></thead><tbody><tr><td>Power On Sequence</td><td>Sleep In Mode</td></tr><tr><td>SW Reset</td><td>Sleep In Mode</td></tr><tr><td>HW Reset</td><td>Sleep In Mode</td></tr></tbody></table>												Status	Default Value	Power On Sequence	Sleep In Mode	SW Reset	Sleep In Mode	HW Reset	Sleep In Mode				
Status	Default Value																							
Power On Sequence	Sleep In Mode																							
SW Reset	Sleep In Mode																							
HW Reset	Sleep In Mode																							



**SLPOUT (1100h): Sleep Out**

1100H		SLPOUT (Sleep Out)																						
Inst/Para	R/W	Address		D15-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX											
		MIPI	Other																					
SLPOUT	W	11h	1100h	No Argument																				
Description	This command causes the display module to exit Sleep mode. All blocks inside the display module are enabled. The host processor sends PCLK, HS and VS information to display modules two frames before this command is sent when the display module is in Normal Mode.																							
Restriction	<p>This command shall not cause any visible effect on the display device when the display module is not in Sleep mode. The host processor must wait five milliseconds after sending this command before sending another command. This delay allows the supply voltages and clock circuits to stabilize.</p> <p>The host processor must wait 120 milliseconds after sending a Sleep Out command before sending a Sleep-In command. The display module loads the display module's default values to the registers when exiting the Sleep mode. There shall not be any abnormal visual effect on the display device when loading the registers if the factory default and register values are the same or when the display module is not in Sleep mode. The display module runs the self-diagnostic functions after this command is received.</p>																							
Register Availability	<table border="1"><thead><tr><th>Status</th><th>Availability</th></tr></thead><tbody><tr><td>Normal Mode On, Idle Mode Off, Sleep Out</td><td>Yes</td></tr><tr><td>Normal Mode On, Idle Mode On, Sleep Out</td><td>Yes</td></tr><tr><td>Partial Mode On, Idle Mode Off, Sleep Out</td><td>Yes</td></tr><tr><td>Partial Mode On, Idle Mode On, Sleep Out</td><td>Yes</td></tr><tr><td>Sleep In</td><td>Yes</td></tr></tbody></table>												Status	Availability	Normal Mode On, Idle Mode Off, Sleep Out	Yes	Normal Mode On, Idle Mode On, Sleep Out	Yes	Partial Mode On, Idle Mode Off, Sleep Out	Yes	Partial Mode On, Idle Mode On, Sleep Out	Yes	Sleep In	Yes
Status	Availability																							
Normal Mode On, Idle Mode Off, Sleep Out	Yes																							
Normal Mode On, Idle Mode On, Sleep Out	Yes																							
Partial Mode On, Idle Mode Off, Sleep Out	Yes																							
Partial Mode On, Idle Mode On, Sleep Out	Yes																							
Sleep In	Yes																							
Default	<table border="1"><thead><tr><th>Status</th><th>Default Value</th></tr></thead><tbody><tr><td>Power On Sequence</td><td>Sleep In Mode</td></tr><tr><td>SW Reset</td><td>Sleep In Mode</td></tr><tr><td>HW Reset</td><td>Sleep In Mode</td></tr></tbody></table>												Status	Default Value	Power On Sequence	Sleep In Mode	SW Reset	Sleep In Mode	HW Reset	Sleep In Mode				
Status	Default Value																							
Power On Sequence	Sleep In Mode																							
SW Reset	Sleep In Mode																							
HW Reset	Sleep In Mode																							



**PTLON (1200h): Partial Display Mode On**

1200H		PTLON (Partial Display Mode On)																							
Inst/Para	R/W	Address		D15-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX												
		MIPI	Other																						
PTLON	W	12h	1200h	No Argument																					
Description	This command causes the display module to enter the Partial Display Mode. The Partial Display Mode window is described by the Partial Area (30h) command. To leave Partial Display Mode, the Normal Display Mode On (13h) command should be written.																								
Restriction	This command has no effect when Partial Display Mode is already active.																								
Register Availability		<table border="1"><thead><tr><th>Status</th><th>Availability</th></tr></thead><tbody><tr><td>Normal Mode On, Idle Mode Off, Sleep Out</td><td>Yes</td></tr><tr><td>Normal Mode On, Idle Mode On, Sleep Out</td><td>Yes</td></tr><tr><td>Partial Mode On, Idle Mode Off, Sleep Out</td><td>Yes</td></tr><tr><td>Partial Mode On, Idle Mode On, Sleep Out</td><td>Yes</td></tr><tr><td>Sleep In</td><td>Yes</td></tr></tbody></table>												Status	Availability	Normal Mode On, Idle Mode Off, Sleep Out	Yes	Normal Mode On, Idle Mode On, Sleep Out	Yes	Partial Mode On, Idle Mode Off, Sleep Out	Yes	Partial Mode On, Idle Mode On, Sleep Out	Yes	Sleep In	Yes
Status	Availability																								
Normal Mode On, Idle Mode Off, Sleep Out	Yes																								
Normal Mode On, Idle Mode On, Sleep Out	Yes																								
Partial Mode On, Idle Mode Off, Sleep Out	Yes																								
Partial Mode On, Idle Mode On, Sleep Out	Yes																								
Sleep In	Yes																								
Default	<table border="1"><thead><tr><th>Status</th><th>Default Value</th></tr></thead><tbody><tr><td>Power On Sequence</td><td>Normal display mode On</td></tr><tr><td>SW Reset</td><td>Normal display mode On</td></tr><tr><td>HW Reset</td><td>Normal display mode On</td></tr></tbody></table>												Status	Default Value	Power On Sequence	Normal display mode On	SW Reset	Normal display mode On	HW Reset	Normal display mode On					
Status	Default Value																								
Power On Sequence	Normal display mode On																								
SW Reset	Normal display mode On																								
HW Reset	Normal display mode On																								
Flow Chart	Refer to Partial Area (30h)																								

**NORON (1300h): Normal Display Mode On**

1300H		NORON (Normal Display Mode On)																									
Inst/Para	R/W	Address		D15-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX														
		MIPI	Other																								
NORON	W	13h	1300h	No Argument																							
Description	This command causes the display module to enter the Normal mode. Normal Mode is defined as Partial Display mode.																										
Restriction	This command has no effect when Normal Display mode is already active.																										
Register Availability	<table border="1"><thead><tr><th>Status</th><th>Availability</th></tr></thead><tbody><tr><td>Normal Mode On, Idle Mode Off, Sleep Out</td><td>Yes</td></tr><tr><td>Normal Mode On, Idle Mode On, Sleep Out</td><td>Yes</td></tr><tr><td>Partial Mode On, Idle Mode Off, Sleep Out</td><td>Yes</td></tr><tr><td>Partial Mode On, Idle Mode On, Sleep Out</td><td>Yes</td></tr><tr><td>Sleep In</td><td>Yes</td></tr></tbody></table>	Status	Availability									Normal Mode On, Idle Mode Off, Sleep Out	Yes	Normal Mode On, Idle Mode On, Sleep Out	Yes	Partial Mode On, Idle Mode Off, Sleep Out	Yes	Partial Mode On, Idle Mode On, Sleep Out	Yes	Sleep In	Yes						
Status	Availability																										
Normal Mode On, Idle Mode Off, Sleep Out	Yes																										
Normal Mode On, Idle Mode On, Sleep Out	Yes																										
Partial Mode On, Idle Mode Off, Sleep Out	Yes																										
Partial Mode On, Idle Mode On, Sleep Out	Yes																										
Sleep In	Yes																										
Default	<table border="1"><thead><tr><th>Status</th><th>Default Value</th></tr></thead><tbody><tr><td>Power On Sequence</td><td>Normal Display Mode On</td></tr><tr><td>SW Reset</td><td>Normal Display Mode On</td></tr><tr><td>HW Reset</td><td>Normal Display Mode On</td></tr></tbody></table>												Status	Default Value	Power On Sequence	Normal Display Mode On	SW Reset	Normal Display Mode On	HW Reset	Normal Display Mode On							
Status	Default Value																										
Power On Sequence	Normal Display Mode On																										
SW Reset	Normal Display Mode On																										
HW Reset	Normal Display Mode On																										
Flow Chart	Refer to the description of Partial Area (3000h)																										


## INVOFF (2000H): Display Inversion Off


2000H		INVOFF (Display Inversion Off)																								
Inst/Para	R/W	Address		D15-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX													
		MPII	Other																							
INVOFF	W	20h	2000h	No Argument																						
Description	This command causes the display module to stop inverting the image data on the display device. No status bits are changed.												Display Panel													
Restriction	This command has no effect when the display module is not inverting the display image.																									
Register Availability	<table border="1"> <thead> <tr> <th>Status</th> <th>Availability</th> </tr> </thead> <tbody> <tr> <td>Normal Mode On, Idle Mode Off, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Normal Mode On, Idle Mode On, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Partial Mode On, Idle Mode Off, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Partial Mode On, Idle Mode On, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Sleep In</td> <td>Yes</td> </tr> </tbody> </table>														Status	Availability	Normal Mode On, Idle Mode Off, Sleep Out	Yes	Normal Mode On, Idle Mode On, Sleep Out	Yes	Partial Mode On, Idle Mode Off, Sleep Out	Yes	Partial Mode On, Idle Mode On, Sleep Out	Yes	Sleep In	Yes
Status	Availability																									
Normal Mode On, Idle Mode Off, Sleep Out	Yes																									
Normal Mode On, Idle Mode On, Sleep Out	Yes																									
Partial Mode On, Idle Mode Off, Sleep Out	Yes																									
Partial Mode On, Idle Mode On, Sleep Out	Yes																									
Sleep In	Yes																									
Default	<table border="1"> <thead> <tr> <th>Status</th> <th>Default Value</th> </tr> </thead> <tbody> <tr> <td>Power On Sequence</td> <td>Display Inversion off</td> </tr> <tr> <td>SW Reset</td> <td>Display Inversion off</td> </tr> <tr> <td>HW Reset</td> <td>Display Inversion off</td> </tr> </tbody> </table>														Status	Default Value	Power On Sequence	Display Inversion off	SW Reset	Display Inversion off	HW Reset	Display Inversion off				
Status	Default Value																									
Power On Sequence	Display Inversion off																									
SW Reset	Display Inversion off																									
HW Reset	Display Inversion off																									
Flow Chart	<pre> graph TD     A([Display Inversion On Mode]) --&gt; B[INVOFF (20h)]     B --&gt; C([Display Inversion OFF Mode])   </pre> <p>Legend:</p> <ul style="list-style-type: none"> <li>Command</li> <li>Parameter</li> <li>Display</li> <li>Action</li> <li>Mode</li> <li>Sequential transfer</li> </ul>																									

## INVON (2100H): Display Inversion On


2100H		INVON (Display Inversion On)																							
Inst/Para	R/W	Address		D15-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX												
		MIPI	Other																						
INVON	W	21h	2100h	No Argument																					
		This command causes the display module to invert the image data only on the display device. No status bits are changed.																							
Description																									
Restriction	This command has no effect when module is already in inversion on mode.																								
Register Availability	<table border="1"> <thead> <tr> <th>Status</th> <th>Availability</th> </tr> </thead> <tbody> <tr> <td>Normal Mode On, Idle Mode Off, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Normal Mode On, Idle Mode On, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Partial Mode On, Idle Mode Off, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Partial Mode On, Idle Mode On, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Sleep In</td> <td>Yes</td> </tr> </tbody> </table>													Status	Availability	Normal Mode On, Idle Mode Off, Sleep Out	Yes	Normal Mode On, Idle Mode On, Sleep Out	Yes	Partial Mode On, Idle Mode Off, Sleep Out	Yes	Partial Mode On, Idle Mode On, Sleep Out	Yes	Sleep In	Yes
Status	Availability																								
Normal Mode On, Idle Mode Off, Sleep Out	Yes																								
Normal Mode On, Idle Mode On, Sleep Out	Yes																								
Partial Mode On, Idle Mode Off, Sleep Out	Yes																								
Partial Mode On, Idle Mode On, Sleep Out	Yes																								
Sleep In	Yes																								
Default	<table border="1"> <thead> <tr> <th>Status</th> <th>Default Value</th> </tr> </thead> <tbody> <tr> <td>Power On Sequence</td> <td>Display Inversion off</td> </tr> <tr> <td>SW Reset</td> <td>Display Inversion off</td> </tr> <tr> <td>HW Reset</td> <td>Display Inversion off</td> </tr> </tbody> </table>													Status	Default Value	Power On Sequence	Display Inversion off	SW Reset	Display Inversion off	HW Reset	Display Inversion off				
Status	Default Value																								
Power On Sequence	Display Inversion off																								
SW Reset	Display Inversion off																								
HW Reset	Display Inversion off																								
Flow Chart	<pre> graph TD     A([Display Inversion OFF Mode]) --&gt; B[INVON (21h)]     B --&gt; C([Display Inversion ON Mode])     </pre> <p>Legend:</p> <ul style="list-style-type: none"> <li>Command</li> <li>Parameter</li> <li>Display</li> <li>Action</li> <li>Mode</li> <li>Sequential transfer</li> </ul>																								


## ALLPOFF (2200H): All Pixel Off

2200H		ALLPOFF																				
Inst/Para	R/W	Address		D15-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX									
		MIP1	Other																			
ALLPOFF	W	22h	2200h	No Argument																		
Description		<p>This command turns the display panel black in Sleep Out mode and a status of the Display On/Off register can be on or off.</p> <p>This command does not change any other status.</p> 																				
		<p>"All Pixels On", "Normal Display Mode On" or "Partial Mode On" commands are used to leave this mode. The display panel is showing the content of the Input Image after "Normal Display On" and "Partial Mode On" commands.</p>																				
		Restriction																				
		Register Availability																				
		<table border="1"> <thead> <tr> <th>Status</th> <th>Availability</th> </tr> </thead> <tbody> <tr> <td>Normal Mode On, Idle Mode Off, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Normal Mode On, Idle Mode On, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Partial Mode On, Idle Mode Off, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Partial Mode On, Idle Mode On, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Sleep In</td> <td>Yes</td> </tr> </tbody> </table>											Status	Availability	Normal Mode On, Idle Mode Off, Sleep Out	Yes	Normal Mode On, Idle Mode On, Sleep Out	Yes	Partial Mode On, Idle Mode Off, Sleep Out	Yes	Partial Mode On, Idle Mode On, Sleep Out	Yes
Status	Availability																					
Normal Mode On, Idle Mode Off, Sleep Out	Yes																					
Normal Mode On, Idle Mode On, Sleep Out	Yes																					
Partial Mode On, Idle Mode Off, Sleep Out	Yes																					
Partial Mode On, Idle Mode On, Sleep Out	Yes																					
Sleep In	Yes																					
<table border="1"> <thead> <tr> <th>Status</th> <th>Default Value</th> </tr> </thead> <tbody> <tr> <td>Power On Sequence</td> <td>Display Inversion off</td> </tr> <tr> <td>SW Reset</td> <td>Display Inversion off</td> </tr> <tr> <td>HW Reset</td> <td>Display Inversion off</td> </tr> </tbody> </table>												Status	Default Value	Power On Sequence	Display Inversion off	SW Reset	Display Inversion off	HW Reset	Display Inversion off			
Status	Default Value																					
Power On Sequence	Display Inversion off																					
SW Reset	Display Inversion off																					
HW Reset	Display Inversion off																					
Default																						





## ALLPON (2300H): All Pixel On

2300H		ALLPON																						
Inst/Para	R/W	Address		D15-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX											
		MIPI	Other																					
ALLPON	W	23h	2300h	No Argument																				
Description	<p>This command turns the display panel white in Sleep Out mode and a status of the Display On/Off register can be on or off.</p> <p>This command does not change any other status.</p>  <p>"All Pixels Off", "Normal Display Mode On" or "Partial Mode On" commands are used to leave this mode. The display panel is showing the content of the Input Image after "Normal Display On" and "Partial Mode On" commands.</p>																							
Restriction	-																							
Register Availability	<table border="1"> <thead> <tr> <th>Status</th> <th>Availability</th> </tr> </thead> <tbody> <tr> <td>Normal Mode On, Idle Mode Off, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Normal Mode On, Idle Mode On, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Partial Mode On, Idle Mode Off, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Partial Mode On, Idle Mode On, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Sleep In</td> <td>Yes</td> </tr> </tbody> </table>												Status	Availability	Normal Mode On, Idle Mode Off, Sleep Out	Yes	Normal Mode On, Idle Mode On, Sleep Out	Yes	Partial Mode On, Idle Mode Off, Sleep Out	Yes	Partial Mode On, Idle Mode On, Sleep Out	Yes	Sleep In	Yes
Status	Availability																							
Normal Mode On, Idle Mode Off, Sleep Out	Yes																							
Normal Mode On, Idle Mode On, Sleep Out	Yes																							
Partial Mode On, Idle Mode Off, Sleep Out	Yes																							
Partial Mode On, Idle Mode On, Sleep Out	Yes																							
Sleep In	Yes																							
Default	<table border="1"> <thead> <tr> <th>Status</th> <th>Default Value</th> </tr> </thead> <tbody> <tr> <td>Power On Sequence</td> <td>Display Inversion off</td> </tr> <tr> <td>SW Reset</td> <td>Display Inversion off</td> </tr> <tr> <td>HW Reset</td> <td>Display Inversion off</td> </tr> </tbody> </table>												Status	Default Value	Power On Sequence	Display Inversion off	SW Reset	Display Inversion off	HW Reset	Display Inversion off				
Status	Default Value																							
Power On Sequence	Display Inversion off																							
SW Reset	Display Inversion off																							
HW Reset	Display Inversion off																							




**DISPOFF (2800h): Display Off**

DISPOFF (Display Off)																								
2800H	R/W	Address		D15-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX											
Inst/Para		MIPI	Other																					
DISPOFF	W	28h	2800h	No Argument																				
Description	This command causes the display module to stop displaying the image data on the display device. No status bits are changed.																							
Input Image																								
Restriction	This command has no effect when module is already in display off mode.																							
Register Availability	<table border="1"> <thead> <tr> <th>Status</th> <th>Availability</th> </tr> </thead> <tbody> <tr> <td>Normal Mode On, Idle Mode Off, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Normal Mode On, Idle Mode On, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Partial Mode On, Idle Mode Off, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Partial Mode On, Idle Mode On, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Sleep In</td> <td>Yes</td> </tr> </tbody> </table>												Status	Availability	Normal Mode On, Idle Mode Off, Sleep Out	Yes	Normal Mode On, Idle Mode On, Sleep Out	Yes	Partial Mode On, Idle Mode Off, Sleep Out	Yes	Partial Mode On, Idle Mode On, Sleep Out	Yes	Sleep In	Yes
Status	Availability																							
Normal Mode On, Idle Mode Off, Sleep Out	Yes																							
Normal Mode On, Idle Mode On, Sleep Out	Yes																							
Partial Mode On, Idle Mode Off, Sleep Out	Yes																							
Partial Mode On, Idle Mode On, Sleep Out	Yes																							
Sleep In	Yes																							
Default	<table border="1"> <thead> <tr> <th>Status</th> <th>Default Value</th> </tr> </thead> <tbody> <tr> <td>Power On Sequence</td> <td>Display Off</td> </tr> <tr> <td>SW Reset</td> <td>Display Off</td> </tr> <tr> <td>HW Reset</td> <td>Display Off</td> </tr> </tbody> </table>												Status	Default Value	Power On Sequence	Display Off	SW Reset	Display Off	HW Reset	Display Off				
Status	Default Value																							
Power On Sequence	Display Off																							
SW Reset	Display Off																							
HW Reset	Display Off																							
Flow Chart	 <pre> graph TD     A([Display On Mode]) --&gt; B[DISPOFF (28h)]     B --&gt; C([Display OFF Mode])     </pre> <p>Legend:</p> <ul style="list-style-type: none"> <li>Command</li> <li>Parameter</li> <li>Display</li> <li>Action</li> <li>Mode</li> <li>Sequential transfer</li> </ul>																							

## DISPON (2900h): Display On

2900H		DISPON (Display On)																							
Inst/Para	R/W	Address		D15-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX												
		MIPI	Other																						
DISPON	W	29h	2900h	No Argument																					
Description	This command causes the display module to start displaying the image data on the display device. No status bits are changed.																								
Restriction	This command has no effect when module is already in display on mode.																								
Register Availability	<table border="1"> <thead> <tr> <th>Status</th> <th>Availability</th> </tr> </thead> <tbody> <tr> <td>Normal Mode On, Idle Mode Off, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Normal Mode On, Idle Mode On, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Partial Mode On, Idle Mode Off, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Partial Mode On, Idle Mode On, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Sleep In</td> <td>Yes</td> </tr> </tbody> </table>													Status	Availability	Normal Mode On, Idle Mode Off, Sleep Out	Yes	Normal Mode On, Idle Mode On, Sleep Out	Yes	Partial Mode On, Idle Mode Off, Sleep Out	Yes	Partial Mode On, Idle Mode On, Sleep Out	Yes	Sleep In	Yes
Status	Availability																								
Normal Mode On, Idle Mode Off, Sleep Out	Yes																								
Normal Mode On, Idle Mode On, Sleep Out	Yes																								
Partial Mode On, Idle Mode Off, Sleep Out	Yes																								
Partial Mode On, Idle Mode On, Sleep Out	Yes																								
Sleep In	Yes																								
Default	<table border="1"> <thead> <tr> <th>Status</th> <th>Default Value</th> </tr> </thead> <tbody> <tr> <td>Power On Sequence</td> <td>Display Off</td> </tr> <tr> <td>SW Reset</td> <td>Display Off</td> </tr> <tr> <td>HW Reset</td> <td>Display Off</td> </tr> </tbody> </table>													Status	Default Value	Power On Sequence	Display Off	SW Reset	Display Off	HW Reset	Display Off				
Status	Default Value																								
Power On Sequence	Display Off																								
SW Reset	Display Off																								
HW Reset	Display Off																								
Flow Chart	<pre> graph TD     A([Display OFF Mode]) --&gt; B[DISPON (29h)]     B --&gt; C([Display ON Mode])     </pre> <p>Legend:</p> <ul style="list-style-type: none"> <li>Command</li> <li>Parameter</li> <li>Display</li> <li>Action</li> <li>Mode</li> <li>Sequential transfer</li> </ul>																								

## CASET(2A00h~2A03h) : Set Column Start Address

2A00H		CASET																							
Inst/Para	R/W	Address		D15-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX												
		MIPI	Other																						
CASET	W/R	2Ah	2A00h	x	-	-	-	-	-	-	SC9	SC8	00												
			2A01h	x	SC7	SC6	SC5	SC4	SC3	SC2	SC1	SC0	00												
			2A02h	x	-	-	-	-	-	-	EC9	EC8	01												
			2A03h	x	EC7	EC6	EC5	EC4	EC3	EC2	EC1	EC0	8F												
Description		<p>This command defines the column extent of the frame memory accessed by the host processor with the read_memory_continue and write_memory_continue commands.</p> <p>This command makes no change on the other driver status. The values of SC[9:0] and EC[9:0] are referred when RAMWR command comes. Each value represents one column line in the Frame Memory.</p> 																							
Restriction		<p>(1) SC[9:0] always must be equal to or less than EC[9:0].</p> <p>(2) The SC[9:0] and EC[9:0]-SC[9:0]+1 must can be divisible by 2.</p>																							
Register Availability		<table border="1"> <thead> <tr> <th>Status</th> <th>Availability</th> </tr> </thead> <tbody> <tr> <td>Normal Mode On, Idle Mode Off, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Normal Mode On, Idle Mode On, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Partial Mode On, Idle Mode Off, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Partial Mode On, Idle Mode On, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Sleep In</td> <td>Yes</td> </tr> </tbody> </table>												Status	Availability	Normal Mode On, Idle Mode Off, Sleep Out	Yes	Normal Mode On, Idle Mode On, Sleep Out	Yes	Partial Mode On, Idle Mode Off, Sleep Out	Yes	Partial Mode On, Idle Mode On, Sleep Out	Yes	Sleep In	Yes
Status	Availability																								
Normal Mode On, Idle Mode Off, Sleep Out	Yes																								
Normal Mode On, Idle Mode On, Sleep Out	Yes																								
Partial Mode On, Idle Mode Off, Sleep Out	Yes																								
Partial Mode On, Idle Mode On, Sleep Out	Yes																								
Sleep In	Yes																								

	Status	Default Value	
		SC[9:0]	EC[9:0]
Default	Power On Sequence	0000h	018Fh
	SW Reset	0000h	018Fh
	HW Reset	0000h	018Fh

Flow Chart	<pre> graph TD     CASET[CASET (2Ah)] --&gt; RASET[RASET (2Bh)]     RASET --&gt; RAMWR[RAMWR (2Ch)]     RAMWR --&gt; ImageData((Image Data D1[B:0], D2[B:0], ..., Dn[B:0]))     ImageData --&gt; AnyCommand[Any Command]     </pre> <p>If Needed</p> <table border="1"> <tr> <td>Legend</td> </tr> <tr> <td>Command</td> </tr> <tr> <td>Parameter</td> </tr> <tr> <td>Display</td> </tr> <tr> <td>Action</td> </tr> <tr> <td>Mode</td> </tr> <tr> <td>Sequential transfer</td> </tr> </table>	Legend	Command	Parameter	Display	Action	Mode	Sequential transfer
Legend								
Command								
Parameter								
Display								
Action								
Mode								
Sequential transfer								

## RASET(2B00h~2B03h) : Set Row Start Address

2B00H		RASET													
Inst/Para	R/W	Address		D15-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX		
		MIPI	Other												
RASET	W/R	2Bh	2B00h	x	-	-	-	-	-	-	SP9	SP8	00		
			2B01h	x	SP7	SP6	SP5	SP4	SP3	SP2	SP1	SP0	00		
			2B02h	x	-	-	-	-	-	-	EP9	EP8	01		
			2B03h	x	EP7	EP6	EP5	EP4	EP3	EP2	EP1	EP0	8F		
Description	<p>This command defines the page extent of the frame memory accessed by the host processor with the write_memory_continue and read_memory_continue command.</p> <p>This command makes no change on the other driver status. The values of SP[9:0] and EP[9:0] are referred when RAMWR command comes. Each value represents one Page line in the Frame Memory.</p>														
Restriction	<p>(1) SP[9:0] always must be equal to or less than EP[9:0]</p> <p>(2) The SP[9:0] and EP[9:0]-SP[9:0]+1 must be divisible by 2.</p>														
Register Availability		<table border="1"> <thead> <tr> <th>Status</th> <th>Availability</th> </tr> </thead> <tbody> <tr> <td>Normal Mode On, Idle Mode Off, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Normal Mode On, Idle Mode On, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Partial Mode On, Idle Mode Off, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Partial Mode On, Idle Mode On, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Sleep In</td> <td>Yes</td> </tr> </tbody> </table>		Status	Availability	Normal Mode On, Idle Mode Off, Sleep Out	Yes	Normal Mode On, Idle Mode On, Sleep Out	Yes	Partial Mode On, Idle Mode Off, Sleep Out	Yes	Partial Mode On, Idle Mode On, Sleep Out	Yes	Sleep In	Yes
Status	Availability														
Normal Mode On, Idle Mode Off, Sleep Out	Yes														
Normal Mode On, Idle Mode On, Sleep Out	Yes														
Partial Mode On, Idle Mode Off, Sleep Out	Yes														
Partial Mode On, Idle Mode On, Sleep Out	Yes														
Sleep In	Yes														

	Status	Default Value	
		SP[9:0]	EP[9:0]
Default	Power On Sequence	0000h	018Fh
	SW Reset	0000h	018Fh
	HW Reset	0000h	018Fh

Flow Chart	CASET (2Ah)	
	1 <sup>st</sup> & 2 <sup>nd</sup> Parameter: SC[9:0] 3 <sup>rd</sup> & 4 <sup>th</sup> Parameter: EC[9:0]	
	RASET (2Bh)	
	1 <sup>st</sup> & 2 <sup>nd</sup> Parameter: SP[9:0] 3 <sup>rd</sup> & 4 <sup>th</sup> Parameter: EP[9:0]	
	RAMWR (2Ch)	
	Image Data D1[B:0], D2[B:0], ..., Dn[B:0]	
	Any Command	

**If Needed**

Legend

- Command
- Parameter
- Display
- Action
- Mode
- Sequential transfer

**RAMWR (2C00h): Memory Write**

2C00H		RAMWR																																																																																										
Inst/Para	R/W	Address		D15-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX																																																																															
		MIPI	Other																																																																																									
RAMWR	R/W	2Ch	2C00h	X	0	0	1	0	1	1	0	0	2C																																																																															
			1 <sup>st</sup> Pixel	X	D <sub>17</sub>	D <sub>16</sub>	D <sub>15</sub>	D <sub>14</sub>	D <sub>13</sub>	D <sub>12</sub>	D <sub>11</sub>	D <sub>10</sub>																																																																																
			:	X	:	:	:	:	:	:	:	:																																																																																
			N <sup>th</sup> Pixel	X	D <sub>N7</sub>	D <sub>N6</sub>	D <sub>N5</sub>	D <sub>N4</sub>	D <sub>N3</sub>	D <sub>N2</sub>	D <sub>N1</sub>	D <sub>N0</sub>																																																																																
Description	This command transfers image data from the host processor to the display module's frame memory starting at the pixel location specified by preceding CASET (2Ah) and RASET (2Bh) commands.																																																																																											
	The column and page registers are reset to the Start Column (SC) and Start Page (SP), respectively. Pixel Data 1 is stored in frame memory at (SC, SP). The column register is then incremented and pixels are written to the frame memory until the column register equals the End Column (EC) value. The column register is then reset to SC and the page register is incremented. Pixels are written to the frame memory until the page register equals the End Page (EP) value or the host processor sends another command.																																																																																											
Restriction	A Memory Write should follow a CASET(2Ah), RASET(2Bh) or MADCTR(36h) to define the write location. Otherwise, data written with RAMWR(2Ch) and any following RAMWRC(3Ch) commands is written to undefined locations.																																																																																											
Register Availability	<table border="1"> <thead> <tr> <th colspan="12">Status</th><th>Availability</th></tr> </thead> <tbody> <tr> <td colspan="12">Normal Mode On, Idle Mode Off, Sleep Out</td><td>Yes</td></tr> <tr> <td colspan="12">Normal Mode On, Idle Mode On, Sleep Out</td><td>Yes</td></tr> <tr> <td colspan="12">Partial Mode On, Idle Mode Off, Sleep Out</td><td>Yes</td></tr> <tr> <td colspan="12">Partial Mode On, Idle Mode On, Sleep Out</td><td>Yes</td></tr> <tr> <td colspan="12">Sleep In</td><td>Yes</td></tr> </tbody> </table>													Status												Availability	Normal Mode On, Idle Mode Off, Sleep Out												Yes	Normal Mode On, Idle Mode On, Sleep Out												Yes	Partial Mode On, Idle Mode Off, Sleep Out												Yes	Partial Mode On, Idle Mode On, Sleep Out												Yes	Sleep In												Yes	
Status												Availability																																																																																
Normal Mode On, Idle Mode Off, Sleep Out												Yes																																																																																
Normal Mode On, Idle Mode On, Sleep Out												Yes																																																																																
Partial Mode On, Idle Mode Off, Sleep Out												Yes																																																																																
Partial Mode On, Idle Mode On, Sleep Out												Yes																																																																																
Sleep In												Yes																																																																																

	Status	Default Value
Default	Power On Sequence	Contents of memory is set randomly
	SW Reset	Contents of memory is not cleared
	HW Reset	Contents of memory is not cleared



Flow chart	
------------	--

## RAMRD (2E00h): Memory Read


2E00H		RAMRD																							
Inst/Para	R/W	Address		D15-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX												
		MIPI	Other																						
RAMRD	R/W	2Eh	2E00h	X	0	0	1	0	1	1	1	0	2E												
			1 <sup>st</sup> Pixel	X	D <sub>17</sub>	D <sub>16</sub>	D <sub>15</sub>	D <sub>14</sub>	D <sub>13</sub>	D <sub>12</sub>	D <sub>11</sub>	D <sub>10</sub>													
			:	X	:	:	:	:	:	:	:	:													
			N <sup>th</sup> Pixel	X	D <sub>N7</sub>	D <sub>N6</sub>	D <sub>N5</sub>	D <sub>N4</sub>	D <sub>N3</sub>	D <sub>N2</sub>	D <sub>N1</sub>	D <sub>N0</sub>													
Description	This command transfers image data from the display module's frame memory to the host processor starting at the pixel location specified by preceding CASET (2Ah) and RASET (2Bh) commands.																								
Restriction	There is no restriction on length of parameters.																								
Register Availability			<table border="1"> <thead> <tr> <th>Status</th> <th>Availability</th> </tr> </thead> <tbody> <tr> <td>Normal Mode On, Idle Mode Off, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Normal Mode On, Idle Mode On, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Partial Mode On, Idle Mode Off, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Partial Mode On, Idle Mode On, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Sleep In</td> <td>Yes</td> </tr> </tbody> </table>											Status	Availability	Normal Mode On, Idle Mode Off, Sleep Out	Yes	Normal Mode On, Idle Mode On, Sleep Out	Yes	Partial Mode On, Idle Mode Off, Sleep Out	Yes	Partial Mode On, Idle Mode On, Sleep Out	Yes	Sleep In	Yes
Status	Availability																								
Normal Mode On, Idle Mode Off, Sleep Out	Yes																								
Normal Mode On, Idle Mode On, Sleep Out	Yes																								
Partial Mode On, Idle Mode Off, Sleep Out	Yes																								
Partial Mode On, Idle Mode On, Sleep Out	Yes																								
Sleep In	Yes																								

	Status	Default Value
Default	Power On Sequence	Contents of memory is set randomly
	SW Reset	Contents of memory is not cleared
	HW Reset	Contents of memory is not cleared

Flow chart	 <pre>graph TD; A[RAMRD (2Eh)] --&gt; B{Dummy Read}; B --&gt; C([Image Data&lt;br&gt;D1[B:0], D2[B:0].....Dn[B:0]]); C --&gt; D[Any Command]</pre> 
------------	---

## PTLAR (3000h): Partial Area

3000H		PTLAR (Partial Area)												
Inst/Para	R/W	Address		D15-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX	
		MIPI	Other											
PTLAR	R/W	30h	3000h	x	-	-	-	-	-	-	SR9	SR8	00	
			3001h	x	SR7	SR6	SR5	SR4	SR3	SR2	SR1	SR0	00	
			3002h	x	-	-	-	-	-	-	ER9	ER8	00	
			3003h	x	ER7	ER6	ER5	ER4	ER3	ER2	ER1	ER0	EF	
Description	This command defines the Partial Display mode's display area. There are two parameters associated with this command, the first defines the Start Row (SR) and the second the End Row (ER), as illustrated in the following figure. 													
Restriction	SR[9:0] and ER[9:0] settings should be within max available Display Area.													

Register Availability	<table border="1"> <thead> <tr> <th>Status</th><th>Availability</th></tr> </thead> <tbody> <tr> <td><b>Normal Mode On, Idle Mode Off, Sleep Out</b></td><td>Yes</td></tr> <tr> <td><b>Normal Mode On, Idle Mode On, Sleep Out</b></td><td>Yes</td></tr> <tr> <td><b>Partial Mode On, Idle Mode Off, Sleep Out</b></td><td>Yes</td></tr> <tr> <td><b>Partial Mode On, Idle Mode On, Sleep Out</b></td><td>Yes</td></tr> </tbody> </table>		Status	Availability	<b>Normal Mode On, Idle Mode Off, Sleep Out</b>	Yes	<b>Normal Mode On, Idle Mode On, Sleep Out</b>	Yes	<b>Partial Mode On, Idle Mode Off, Sleep Out</b>	Yes	<b>Partial Mode On, Idle Mode On, Sleep Out</b>	Yes
Status	Availability											
<b>Normal Mode On, Idle Mode Off, Sleep Out</b>	Yes											
<b>Normal Mode On, Idle Mode On, Sleep Out</b>	Yes											
<b>Partial Mode On, Idle Mode Off, Sleep Out</b>	Yes											
<b>Partial Mode On, Idle Mode On, Sleep Out</b>	Yes											
Status	Default Value											
	SR[9:0] ER[9:0]											
Power On Sequence	0000h 00EFh											
SW Reset	0000h 00EFh											
HW Reset	0000h 00EFh											
Flow chart	1. To Enter Partial Mode	2. To Exit Partial Mode										
	<pre> graph TD     PTLAR[PTLAR (30h)] --&gt; SR[1st &amp; 2nd Parameter: SR[9:0]]     SR --&gt; ER[3rd &amp; 4th Parameter: ER[9:0]]     ER --&gt; PTION[PTION (12h)]     PTION --&gt; PartialMode([Partial Mode])     </pre>	<pre> graph TD     PartialMode([Partial Mode]) --&gt; DISPOFF[DISPOFF (28h)]     DISPOFF --&gt; NORON[NORON (13h)]     NORON --&gt; PartialModeOFF([Partial Mode OFF])     PartialModeOFF --&gt; ImageData([Image Data D1[B:0], D2[B:0], ... ...Dn[B:0]])     ImageData --&gt; DISON[DISON (29h)]     </pre> <p>Optional to prevent tearing effect image display</p> <p>Legend</p> <ul style="list-style-type: none"> <li>Command</li> <li>Parameter</li> <li>Display</li> <li>Action</li> <li>Mode</li> <li>Sequential transfer</li> </ul>										
Flow chart	Note : B=23											

## PTLAR (3100h): Vertical Partial Area



3000H		PTLAR (Partial Area)											
Inst/Para	R/W	Address		D15-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
		MIPI	Other										
PTLAR	R/W	30h	3100h	x	-	-	-	-	-	-	-	SC8	00
			3101h	x	SC7	SC6	SC5	SC4	SC3	SC2	SC1	SC0	00
			3102h	x	-	-	-	-	-	-	-	EC8	00
			3103h	x	EC7	EC6	EC5	EC4	EC3	EC2	EC1	EC0	EF
Description		<p>This command defines the Vertical Partial Display mode's display area. There are two parameters associated with this command, the first defines the Start Column (SC) and the second the End Column (EC), as illustrated in the following figure.</p>											
Restriction	SC[9:0] and EC[9:0] settings should be within max available Display Area.												

Register Availability	<table border="1"> <thead> <tr> <th>Status</th><th>Availability</th></tr> </thead> <tbody> <tr> <td><b>Normal Mode On, Idle Mode Off, Sleep Out</b></td><td>Yes</td></tr> <tr> <td><b>Normal Mode On, Idle Mode On, Sleep Out</b></td><td>Yes</td></tr> <tr> <td><b>Partial Mode On, Idle Mode Off, Sleep Out</b></td><td>Yes</td></tr> <tr> <td><b>Partial Mode On, Idle Mode On, Sleep Out</b></td><td>Yes</td></tr> </tbody> </table>		Status	Availability	<b>Normal Mode On, Idle Mode Off, Sleep Out</b>	Yes	<b>Normal Mode On, Idle Mode On, Sleep Out</b>	Yes	<b>Partial Mode On, Idle Mode Off, Sleep Out</b>	Yes	<b>Partial Mode On, Idle Mode On, Sleep Out</b>	Yes			
Status	Availability														
<b>Normal Mode On, Idle Mode Off, Sleep Out</b>	Yes														
<b>Normal Mode On, Idle Mode On, Sleep Out</b>	Yes														
<b>Partial Mode On, Idle Mode Off, Sleep Out</b>	Yes														
<b>Partial Mode On, Idle Mode On, Sleep Out</b>	Yes														
<table border="1"> <thead> <tr> <th rowspan="2">Status</th><th colspan="2">Default Value</th></tr> <tr> <th>SC[9:0]</th><th>EC[9:0]</th></tr> </thead> <tbody> <tr> <td>Power On Sequence</td><td>0000h</td><td>018Fh</td></tr> <tr> <td>SW Reset</td><td>0000h</td><td>018Fh</td></tr> <tr> <td>HW Reset</td><td>0000h</td><td>018Fh</td></tr> </tbody> </table>		Status	Default Value		SC[9:0]	EC[9:0]	Power On Sequence	0000h	018Fh	SW Reset	0000h	018Fh	HW Reset	0000h	018Fh
Status	Default Value														
	SC[9:0]	EC[9:0]													
Power On Sequence	0000h	018Fh													
SW Reset	0000h	018Fh													
HW Reset	0000h	018Fh													
Flow chart	1. To Enter Partial Mode	2. To Exit Partial Mode													
	<pre> graph TD     PTLAR[PTLAR (30h)] --&gt; SR[9:0]     SR[9:0] --&gt; ER[9:0]     ER[9:0] --&gt; PTION[PTION (12h)]     PTION --&gt; PartialMode([Partial Mode])     </pre>	<pre> graph TD     PartialMode([Partial Mode]) --&gt; DISPOFF[DISPOFF (28h)]     DISPOFF --&gt; NORON[NORON (13h)]     NORON --&gt; PartialModeOFF([Partial Mode OFF])     PartialModeOFF --&gt; ImageData([Image Data D1[B:0], D2[B:0], ... Dn[B:0]])     ImageData --&gt; DISON[DISON (29h)]     </pre> <p>Optional to prevent tearing effect image display</p> <p>Legend:</p> <ul style="list-style-type: none"> <li>Command</li> <li>Parameter</li> <li>Display</li> <li>Action</li> <li>Mode</li> <li>Sequential transfer</li> </ul>													
	Note : B=23														


## TEOFF (3400h): Tearing Effect Line OFF

3400H		TEOFF (Tearing Effect Line OFF)																						
Inst/Para	R/W	Address		D15-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX											
		MIPI	Other																					
TEOFF	W	34h	3400h	No Argument																				
Description	This command turns off the display module's Tearing Effect output signal on the TE signal line.																							
Restriction	This command has no effect when the Tearing Effect output is already off.																							
Register Availability	<table border="1"> <thead> <tr> <th>Status</th> <th>Availability</th> </tr> </thead> <tbody> <tr> <td>Normal Mode On, Idle Mode Off, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Normal Mode On, Idle Mode On, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Partial Mode On, Idle Mode Off, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Partial Mode On, Idle Mode On, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Sleep In</td> <td>Yes</td> </tr> </tbody> </table>	Status	Availability									Normal Mode On, Idle Mode Off, Sleep Out	Yes	Normal Mode On, Idle Mode On, Sleep Out	Yes	Partial Mode On, Idle Mode Off, Sleep Out	Yes	Partial Mode On, Idle Mode On, Sleep Out	Yes	Sleep In	Yes			
Status	Availability																							
Normal Mode On, Idle Mode Off, Sleep Out	Yes																							
Normal Mode On, Idle Mode On, Sleep Out	Yes																							
Partial Mode On, Idle Mode Off, Sleep Out	Yes																							
Partial Mode On, Idle Mode On, Sleep Out	Yes																							
Sleep In	Yes																							
Default	<table border="1"> <thead> <tr> <th>Status</th> <th>Default Value</th> </tr> </thead> <tbody> <tr> <td>Power On Sequence</td> <td>OFF</td> </tr> <tr> <td>SW Reset</td> <td>OFF</td> </tr> <tr> <td>HW Reset</td> <td>OFF</td> </tr> </tbody> </table>	Status	Default Value	Power On Sequence	OFF	SW Reset	OFF	HW Reset	OFF															
Status	Default Value																							
Power On Sequence	OFF																							
SW Reset	OFF																							
HW Reset	OFF																							
Flow Chart	<pre> graph TD     A([TE Line Output ON]) --&gt; B[TEOFF (34h)]     B --&gt; C([TE Line Output OFF])     </pre>																							
	<table border="1"> <thead> <tr> <th>Legend</th> </tr> </thead> <tbody> <tr> <td>Command</td> </tr> <tr> <td>Parameter</td> </tr> <tr> <td>Display</td> </tr> <tr> <td>Action</td> </tr> <tr> <td>Mode</td> </tr> <tr> <td>Sequential transfer</td> </tr> </tbody> </table>	Legend	Command	Parameter	Display	Action	Mode	Sequential transfer																
Legend																								
Command																								
Parameter																								
Display																								
Action																								
Mode																								
Sequential transfer																								

## TEON (3500h): Tearing Effect Line ON

3500H		TEON (Tearing Effect Line ON)																		
Inst/Para	R/W	Address		D15-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX							
		MIPI	Other																	
TEON	R/W	35h	3500h	x	0	0	0	0	0	0	0	TEOM	00							
<table border="1"> <thead> <tr> <th>Bit</th><th>Symbol</th><th>Description</th><th>Comment</th></tr> </thead> <tbody> <tr> <td>D0</td><td>TEOM</td><td>Output mode of TE signal</td><td>0:only V-blanking 1:V-blanking +H-blanking</td></tr> </tbody> </table>													Bit	Symbol	Description	Comment	D0	TEOM	Output mode of TE signal	0:only V-blanking 1:V-blanking +H-blanking
Bit	Symbol	Description	Comment																	
D0	TEOM	Output mode of TE signal	0:only V-blanking 1:V-blanking +H-blanking																	
Description	<p>This command turns on the tearing Effect output signal on the TE signal line. The TE signal is not affected by changing MADCTR (36h) B4 (Line Address Order). The Tearing Effect Line On has one parameter that describes the Tearing Effect Output Line mode.</p> <p>If TEOM = 0:</p> <p>The Tearing Effect Output line consists of V-Blanking information only.</p>  <p>If TEOM = 1:</p> <p>The Tearing Effect Output Line consists of both V-Blanking and H-Blanking information.</p>  <p><b>The Tearing Effect Output line shall be active low when the display module is in Sleep mode.</b></p>																			

Restriction	This command has no effect when Tearing Effect output is already ON.												
Register Availability	<table border="1"><thead><tr><th>Status</th><th>Availability</th></tr></thead><tbody><tr><td><b>Normal Mode On, Idle Mode Off, Sleep Out</b></td><td>Yes</td></tr><tr><td><b>Normal Mode On, Idle Mode On, Sleep Out</b></td><td>Yes</td></tr><tr><td><b>Partial Mode On, Idle Mode Off, Sleep Out</b></td><td>Yes</td></tr><tr><td><b>Partial Mode On, Idle Mode On, Sleep Out</b></td><td>Yes</td></tr><tr><td><b>Sleep In</b></td><td>Yes</td></tr></tbody></table>	Status	Availability	<b>Normal Mode On, Idle Mode Off, Sleep Out</b>	Yes	<b>Normal Mode On, Idle Mode On, Sleep Out</b>	Yes	<b>Partial Mode On, Idle Mode Off, Sleep Out</b>	Yes	<b>Partial Mode On, Idle Mode On, Sleep Out</b>	Yes	<b>Sleep In</b>	Yes
Status	Availability												
<b>Normal Mode On, Idle Mode Off, Sleep Out</b>	Yes												
<b>Normal Mode On, Idle Mode On, Sleep Out</b>	Yes												
<b>Partial Mode On, Idle Mode Off, Sleep Out</b>	Yes												
<b>Partial Mode On, Idle Mode On, Sleep Out</b>	Yes												
<b>Sleep In</b>	Yes												
Default	<table border="1"><thead><tr><th>Status</th><th>Default Value</th></tr></thead><tbody><tr><td>Power On Sequence</td><td>OFF</td></tr><tr><td>SW Reset</td><td>OFF</td></tr><tr><td>HW Reset</td><td>OFF</td></tr></tbody></table>	Status	Default Value	Power On Sequence	OFF	SW Reset	OFF	HW Reset	OFF				
Status	Default Value												
Power On Sequence	OFF												
SW Reset	OFF												
HW Reset	OFF												



## MADCTR (3600h): Scan Direction Control


3600H		MADCTR (Scan Direction Control)																																																						
Inst/Para	R/W	Address		D15-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX																																											
		MIPI	Other																																																					
MADCTR	W	36h	3600h	x	D7	D6	0	0	D3	D2	D1	D0	00																																											
		This command defines the scan direction of Source and Gate Driver. This command makes no change on the other driver status.																																																						
Description	<table border="1"> <thead> <tr> <th>Bit</th> <th>Symbol</th> <th>Description</th> <th>Comment</th> </tr> </thead> <tbody> <tr> <td>D7</td> <td>MY</td> <td>Row Address Increment</td> <td>0: Increasing in vertical 1: Decreasing in vertical</td> </tr> <tr> <td>D6</td> <td>MX</td> <td>Column Address Increment</td> <td>0: Increasing in horizontal 1: Increasing in horizontal</td> </tr> <tr> <td></td> <td></td> <td></td> <td></td> </tr> <tr> <td>D3</td> <td>RGB</td> <td>RGB/BGR Order</td> <td>'1' =BGR, "0"=RGB</td> </tr> <tr> <td>D2</td> <td>Reserved</td> <td></td> <td>0</td> </tr> <tr> <td>D1</td> <td>RSMX</td> <td>Horizontal Flip</td> <td>'0' = Normal display '1' = Flipped display</td> </tr> <tr> <td>D0</td> <td>RSMY</td> <td>Vertical Flip</td> <td>'0' = Normal display '1' = Flipped display</td> </tr> <tr> <td></td> <td></td> <td></td> <td></td> </tr> <tr> <td></td> <td></td> <td></td> <td></td> </tr> <tr> <td></td> <td></td> <td></td> <td></td> </tr> </tbody> </table>												Bit	Symbol	Description	Comment	D7	MY	Row Address Increment	0: Increasing in vertical 1: Decreasing in vertical	D6	MX	Column Address Increment	0: Increasing in horizontal 1: Increasing in horizontal					D3	RGB	RGB/BGR Order	'1' =BGR, "0"=RGB	D2	Reserved		0	D1	RSMX	Horizontal Flip	'0' = Normal display '1' = Flipped display	D0	RSMY	Vertical Flip	'0' = Normal display '1' = Flipped display												
Bit	Symbol	Description	Comment																																																					
D7	MY	Row Address Increment	0: Increasing in vertical 1: Decreasing in vertical																																																					
D6	MX	Column Address Increment	0: Increasing in horizontal 1: Increasing in horizontal																																																					
D3	RGB	RGB/BGR Order	'1' =BGR, "0"=RGB																																																					
D2	Reserved		0																																																					
D1	RSMX	Horizontal Flip	'0' = Normal display '1' = Flipped display																																																					
D0	RSMY	Vertical Flip	'0' = Normal display '1' = Flipped display																																																					
<table border="1"> <thead> <tr> <th>D1</th> <th>D0</th> <th>Display Panel</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>0</td> <td></td> </tr> <tr> <td>0</td> <td>1</td> <td></td> </tr> <tr> <td>1</td> <td>0</td> <td></td> </tr> <tr> <td>1</td> <td>1</td> <td></td> </tr> </tbody> </table>												D1	D0	Display Panel	0	0		0	1		1	0		1	1																															
D1	D0	Display Panel																																																						
0	0																																																							
0	1																																																							
1	0																																																							
1	1																																																							


	<p>The diagram illustrates two scenarios for color conversion:</p> <ul style="list-style-type: none"> <li><b>B3 = 0:</b> An "Input Image" (RGB: Red, Green, Blue) is converted to a "Display Panel" (RGB: Red, Green, Blue). This indicates no conversion is applied.</li> <li><b>B3 = 1:</b> An "Input Image" (RGB: Red, Green, Blue) is converted to a "Display Panel" (BGR: Blue, Green, Red). This indicates a swap between the first two colors.</li> </ul>												
Restriction													
Register Availability	<table border="1"> <thead> <tr> <th>Status</th><th>Availability</th></tr> </thead> <tbody> <tr> <td>Normal Mode On, Idle Mode Off, Sleep Out</td><td>Yes</td></tr> <tr> <td>Normal Mode On, Idle Mode On, Sleep Out</td><td>Yes</td></tr> <tr> <td>Partial Mode On, Idle Mode Off, Sleep Out</td><td>Yes</td></tr> <tr> <td>Partial Mode On, Idle Mode On, Sleep Out</td><td>Yes</td></tr> <tr> <td>Sleep In</td><td>Yes</td></tr> </tbody> </table>	Status	Availability	Normal Mode On, Idle Mode Off, Sleep Out	Yes	Normal Mode On, Idle Mode On, Sleep Out	Yes	Partial Mode On, Idle Mode Off, Sleep Out	Yes	Partial Mode On, Idle Mode On, Sleep Out	Yes	Sleep In	Yes
Status	Availability												
Normal Mode On, Idle Mode Off, Sleep Out	Yes												
Normal Mode On, Idle Mode On, Sleep Out	Yes												
Partial Mode On, Idle Mode Off, Sleep Out	Yes												
Partial Mode On, Idle Mode On, Sleep Out	Yes												
Sleep In	Yes												
Default	<table border="1"> <thead> <tr> <th>Status</th><th>Default Value</th></tr> </thead> <tbody> <tr> <td>Power On Sequence</td><td>00h</td></tr> <tr> <td>SW Reset</td><td>00h</td></tr> <tr> <td>HW Reset</td><td>00h</td></tr> </tbody> </table>	Status	Default Value	Power On Sequence	00h	SW Reset	00h	HW Reset	00h				
Status	Default Value												
Power On Sequence	00h												
SW Reset	00h												
HW Reset	00h												
Flow chart	<p>The flow chart shows the following sequence:</p> <pre>     graph TD         A[MADCTR (36h)] --&gt; B[1<sup>st</sup> Parameter]     </pre> <p><b>Legend:</b></p> <ul style="list-style-type: none"> <li>Command: Box</li> <li>Parameter: Parallelogram</li> <li>Display: Left-pointing arrowhead</li> <li>Action: Right-pointing arrowhead</li> <li>Mode: Oval</li> <li>Sequential transfer: Ellipse with a curved arrow</li> </ul>												

**IDMOFF (3800h): Idle Mode Off**

3800H		IDMOFF (Idle Mode Off)																		
Inst/Para	R/W	Address		D15-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX							
		MIPI	Other																	
IDMOFF	W	38h	3800h	No Argument																
Description	This command causes the display module to enter normal mode.																			
Restriction																				
Default	<table border="1"><thead><tr><th>Status</th><th>Default Value</th></tr></thead><tbody><tr><td>Power On Sequence</td><td>Idle Mode Off</td></tr><tr><td>SW Reset</td><td>Idle Mode Off</td></tr><tr><td>HW Reset</td><td>Idle Mode Off</td></tr></tbody></table>												Status	Default Value	Power On Sequence	Idle Mode Off	SW Reset	Idle Mode Off	HW Reset	Idle Mode Off
Status	Default Value																			
Power On Sequence	Idle Mode Off																			
SW Reset	Idle Mode Off																			
HW Reset	Idle Mode Off																			

## IDMON (3900h): Enter\_idle\_mode

3900H		Enter_idle_mode																																															
Inst/Para	R/W	Address		D15-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX																																				
		MIPI	Other																																														
IDMON	W	39h	3900h	No Argument																																													
This command causes the display module to enter Idle Mode. In Idle Mode, color expression is reduced. Colors are shown on the display device using the MSB of each of the R, G and B color components in the Input Image.																																																	
Description	 <table border="1"> <tr> <td>Color</td> <td>R7 R6 R5 R4 R3 R2 R1 R0</td> <td>G7 G6 G5 G4 G3 G2 G1 G0</td> <td>B7 B6 B5 B4 B3 B2 B1 B0</td> </tr> <tr> <td>Black</td> <td>0XXXXXXX</td> <td>0XXXXXXX</td> <td>0XXXXXXX</td> </tr> <tr> <td>Blue</td> <td>0XXXXXXX</td> <td>0XXXXXXX</td> <td>1XXXXXXX</td> </tr> <tr> <td>Red</td> <td>1XXXXXXX</td> <td>0XXXXXXX</td> <td>0XXXXXXX</td> </tr> <tr> <td>Magenta</td> <td>1XXXXXXX</td> <td>0XXXXXXX</td> <td>1XXXXXXX</td> </tr> <tr> <td>Green</td> <td>0XXXXXXX</td> <td>1XXXXXXX</td> <td>0XXXXXXX</td> </tr> <tr> <td>Cyan</td> <td>0XXXXXXX</td> <td>1XXXXXXX</td> <td>1XXXXXXX</td> </tr> <tr> <td>Yellow</td> <td>1XXXXXXX</td> <td>1XXXXXXX</td> <td>0XXXXXXX</td> </tr> <tr> <td>White</td> <td>1XXXXXXX</td> <td>1XXXXXXX</td> <td>1XXXXXXX</td> </tr> </table>													Color	R7 R6 R5 R4 R3 R2 R1 R0	G7 G6 G5 G4 G3 G2 G1 G0	B7 B6 B5 B4 B3 B2 B1 B0	Black	0XXXXXXX	0XXXXXXX	0XXXXXXX	Blue	0XXXXXXX	0XXXXXXX	1XXXXXXX	Red	1XXXXXXX	0XXXXXXX	0XXXXXXX	Magenta	1XXXXXXX	0XXXXXXX	1XXXXXXX	Green	0XXXXXXX	1XXXXXXX	0XXXXXXX	Cyan	0XXXXXXX	1XXXXXXX	1XXXXXXX	Yellow	1XXXXXXX	1XXXXXXX	0XXXXXXX	White	1XXXXXXX	1XXXXXXX	1XXXXXXX
Color	R7 R6 R5 R4 R3 R2 R1 R0	G7 G6 G5 G4 G3 G2 G1 G0	B7 B6 B5 B4 B3 B2 B1 B0																																														
Black	0XXXXXXX	0XXXXXXX	0XXXXXXX																																														
Blue	0XXXXXXX	0XXXXXXX	1XXXXXXX																																														
Red	1XXXXXXX	0XXXXXXX	0XXXXXXX																																														
Magenta	1XXXXXXX	0XXXXXXX	1XXXXXXX																																														
Green	0XXXXXXX	1XXXXXXX	0XXXXXXX																																														
Cyan	0XXXXXXX	1XXXXXXX	1XXXXXXX																																														
Yellow	1XXXXXXX	1XXXXXXX	0XXXXXXX																																														
White	1XXXXXXX	1XXXXXXX	1XXXXXXX																																														
This command has no effect when module is already in idle on mode.																																																	
Register Availability	<table border="1"> <thead> <tr> <th>Status</th> <th>Availability</th> </tr> </thead> <tbody> <tr> <td>Normal Mode On, Idle Mode Off,</td> <td>Yes</td> </tr> <tr> <td>Partial Mode On, Idle Mode Off</td> <td>Yes</td> </tr> <tr> <td>Sleep In, Sleep Out</td> <td>No</td> </tr> </tbody> </table>													Status	Availability	Normal Mode On, Idle Mode Off,	Yes	Partial Mode On, Idle Mode Off	Yes	Sleep In, Sleep Out	No																												
Status	Availability																																																
Normal Mode On, Idle Mode Off,	Yes																																																
Partial Mode On, Idle Mode Off	Yes																																																
Sleep In, Sleep Out	No																																																
													Default	<table border="1"> <thead> <tr> <th>Status</th> <th>Default Value</th> </tr> </thead> <tbody> <tr> <td>Power On Sequence</td> <td>Idle Mode Off</td> </tr> <tr> <td>SW Reset</td> <td>Idle Mode Off</td> </tr> <tr> <td>HW Reset</td> <td>Idle Mode Off</td> </tr> </tbody> </table>														Status	Default Value	Power On Sequence	Idle Mode Off	SW Reset	Idle Mode Off	HW Reset	Idle Mode Off														
Status	Default Value																																																
Power On Sequence	Idle Mode Off																																																
SW Reset	Idle Mode Off																																																
HW Reset	Idle Mode Off																																																



## COLMOD (3A00h): Interface Pixel Format

3A00H		COLMOD (Interface Pixel Format)																																																																																					
Inst/Para	R/W	Address		D15-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX																																																																										
		MIPI	Other																																																																																				
COLMOD	W	3Ah	3A00h	x	0	1	1	1	0	IFPF[2]	IFPF[1]	IFPF[0]	77																																																																										
This command sets the pixel format for the RGB image data used by the interface. IFPF[2:0] : MCU Pixel Format Definition. If not used DPI interface, then the corresponding bits in the parameter are ignored.																																																																																							
Description	<table border="1"> <thead> <tr> <th colspan="8">Control Interface Color Format</th> <th>IFPF[2]</th> <th>IFPF[1]</th> <th>IFPF[0]</th> </tr> </thead> <tbody> <tr> <td colspan="8">SPI 8 bit/pixel (256 colors); SPI 256 Gray (Support IF: SPI3/SPI4)</td> <td>0</td> <td>0</td> <td>1</td> </tr> <tr> <td colspan="8">SPI 8 bit/pixel (256 colors); SPI 3-3-2 (Support IF: SPI3/SPI4)</td> <td>0</td> <td>1</td> <td>0</td> </tr> <tr> <td colspan="8">SPI 3 bit/pixel (8 colors); SPI 1-1-1 (Support IF: SPI3/SPI4)</td> <td>0</td> <td>1</td> <td>1</td> </tr> <tr> <td colspan="8">16bit/pixel (65,536 colors)</td> <td>1</td> <td>0</td> <td>1</td> </tr> <tr> <td colspan="8">18bit/pixel (262,144 colors)</td> <td>1</td> <td>1</td> <td>0</td> </tr> <tr> <td colspan="8">24bit/pixel (16.7M colors)</td> <td>1</td> <td>1</td> <td>1</td> </tr> </tbody> </table>										Control Interface Color Format								IFPF[2]	IFPF[1]	IFPF[0]	SPI 8 bit/pixel (256 colors); SPI 256 Gray (Support IF: SPI3/SPI4)								0	0	1	SPI 8 bit/pixel (256 colors); SPI 3-3-2 (Support IF: SPI3/SPI4)								0	1	0	SPI 3 bit/pixel (8 colors); SPI 1-1-1 (Support IF: SPI3/SPI4)								0	1	1	16bit/pixel (65,536 colors)								1	0	1	18bit/pixel (262,144 colors)								1	1	0	24bit/pixel (16.7M colors)								1	1	1
Control Interface Color Format								IFPF[2]	IFPF[1]	IFPF[0]																																																																													
SPI 8 bit/pixel (256 colors); SPI 256 Gray (Support IF: SPI3/SPI4)								0	0	1																																																																													
SPI 8 bit/pixel (256 colors); SPI 3-3-2 (Support IF: SPI3/SPI4)								0	1	0																																																																													
SPI 3 bit/pixel (8 colors); SPI 1-1-1 (Support IF: SPI3/SPI4)								0	1	1																																																																													
16bit/pixel (65,536 colors)								1	0	1																																																																													
18bit/pixel (262,144 colors)								1	1	0																																																																													
24bit/pixel (16.7M colors)								1	1	1																																																																													
<b>SPI 1-1-1</b>																																																																																							
RGB 1-1-1 Bit	DCX	D[7]	D[6]	D[5]	D[4]	D[3]	D[2]	D[1]	D[0]	Note																																																																													
CMDWR	0	0	0	0	0	0	0	0	0	0x2C for GRAM Write																																																																													
1st RAM Data Write	1	X	X	R1[0]	G1[0]	B1[0]	R2[0]	G2[0]	B2[0]	1,2 pixel Data Write																																																																													
2nd RAM Data Write	1	X	X	R3[0]	G3[0]	B3[0]	R4[0]	G4[0]	B4[0]	3,4 pixel Data Write																																																																													
3rd RAM Data Write	1	X	X	R5[0]	G5[0]	B5[0]	R6[0]	G6[0]	B6[0]	5,6 pixel Data Write																																																																													
So on...																																																																																							
<b>SPI 3-3-2</b>																																																																																							
RGB 3-3-2 Bit	DCX	D[7]	D[6]	D[5]	D[4]	D[3]	D[2]	D[1]	D[0]	Note																																																																													
CMDWR	0	0	0	0	0	0	0	0	0	0x2C for GRAM Write																																																																													
1st RAM Data Write	1	R1[2]	R1[1]	R1[0]	G1[2]	G1[1]	G1[0]	B1[1]	B1[0]	1st pixel Data Write																																																																													
2nd RAM Data Write	1	R2[2]	R2[1]	R2[0]	G2[2]	G2[1]	G2[0]	B2[1]	B2[0]	2nd pixel Data Write																																																																													
3rd RAM Data Write	1	R3[2]	R3[1]	R3[0]	G3[2]	G3[1]	G3[0]	B3[1]	B3[0]	3rd pixel Data Write																																																																													
So on...																																																																																							
<b>SPI 256 Gray</b>																																																																																							
RGB 256 Gray	DCX	D[7]	D[6]	D[5]	D[4]	D[3]	D[2]	D[1]	D[0]	Note																																																																													
CMDWR	0	0	0	0	0	0	0	0	0	0x2C for GRAM Write																																																																													
1st RAM Data Write	1	P1[7]	P1[6]	P1[5]	P1[4]	P1[3]	P1[2]	P1[1]	P1[0]	1st pixel Data Write																																																																													
2nd RAM Data Write	1	P2[7]	P2[6]	P2[5]	P2[4]	P2[3]	P2[2]	P2[1]	P2[0]	2nd pixel Data Write																																																																													
Restriction																																																																																							

Register Availability	<table border="1"><thead><tr><th>Status</th><th>Availability</th></tr></thead><tbody><tr><td>Normal Mode On, Idle Mode Off, Sleep Out</td><td>Yes</td></tr><tr><td>Normal Mode On, Idle Mode On, Sleep Out</td><td>Yes</td></tr><tr><td>Partial Mode On, Idle Mode Off, Sleep Out</td><td>Yes</td></tr><tr><td>Partial Mode On, Idle Mode On, Sleep Out</td><td>Yes</td></tr><tr><td>Sleep In</td><td>Yes</td></tr></tbody></table>	Status	Availability	Normal Mode On, Idle Mode Off, Sleep Out	Yes	Normal Mode On, Idle Mode On, Sleep Out	Yes	Partial Mode On, Idle Mode Off, Sleep Out	Yes	Partial Mode On, Idle Mode On, Sleep Out	Yes	Sleep In	Yes
Status	Availability												
Normal Mode On, Idle Mode Off, Sleep Out	Yes												
Normal Mode On, Idle Mode On, Sleep Out	Yes												
Partial Mode On, Idle Mode Off, Sleep Out	Yes												
Partial Mode On, Idle Mode On, Sleep Out	Yes												
Sleep In	Yes												
Default	<table border="1"><thead><tr><th>Status</th><th>Default Value</th></tr></thead><tbody><tr><td>Power On Sequence</td><td>77h</td></tr><tr><td>SW Reset</td><td>77h</td></tr><tr><td>HW Reset</td><td>77h</td></tr></tbody></table>	Status	Default Value	Power On Sequence	77h	SW Reset	77h	HW Reset	77h				
Status	Default Value												
Power On Sequence	77h												
SW Reset	77h												
HW Reset	77h												
Flow chart	Example :												
	<pre>graph TD; A([16-bits/Pixel Mode]) --&gt; B[COLMOD (3Ah)]; B --&gt; C[/1st Parameter&lt;br/&gt;(06h)/]; C --&gt; D([18-bits/Pixel Mode]);</pre> <p>The flowchart illustrates a mode conversion process. It starts with '16-bits/Pixel Mode' in an oval, which points to a rectangle labeled 'COLMOD (3Ah)'. This leads to a parallelogram labeled '1<sup>st</sup> Parameter (06h)'. Finally, it ends at '18-bits/Pixel Mode' in an oval.</p> <p>Legend:</p> <ul style="list-style-type: none"><li>Command</li><li>Parameter</li><li>Display</li><li>Action</li><li>Mode</li><li>Sequential transfer</li></ul>												

**RAMWRC (3C00h): Memory Continuous Write**

3C00H		RAMWRC												
Inst/Para	R/W	Address		D15-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX	
		MIPI	Other											
RAMWR	R/W	3Ch	3C00h	X	0	0	1	1	1	1	0	0	3C	
			1 <sup>st</sup> Pixel	X	D <sub>17</sub>	D <sub>16</sub>	D <sub>15</sub>	D <sub>14</sub>	D <sub>13</sub>	D <sub>12</sub>	D <sub>11</sub>	D <sub>10</sub>		
			:	X	:	:	:	:	:	:	:	:		
			N <sup>th</sup> Pixel	X	D <sub>N7</sub>	D <sub>N6</sub>	D <sub>N5</sub>	D <sub>N4</sub>	D <sub>N3</sub>	D <sub>N2</sub>	D <sub>N1</sub>	D <sub>N0</sub>		
Description	This command transfers image data from the host processor to the display module's frame memory continuing from the pixel location following the previous write_memory_continue or write_memory_start command.													
Restriction	A Memory Write should follow a CASET(2Ah), RASET(2Bh) or MADCTR(36h) to define the write location. Otherwise, data written with RAMWR(2Ch) and any following RAMWRC(3Ch) commands is written to undefined locations.													



Register Availability	<table border="1"> <thead> <tr> <th>Status</th><th>Availability</th></tr> </thead> <tbody> <tr> <td>Normal Mode On, Idle Mode Off, Sleep Out</td><td>Yes</td></tr> <tr> <td>Normal Mode On, Idle Mode On, Sleep Out</td><td>Yes</td></tr> <tr> <td>Partial Mode On, Idle Mode Off, Sleep Out</td><td>Yes</td></tr> <tr> <td>Partial Mode On, Idle Mode On, Sleep Out</td><td>Yes</td></tr> </tbody> </table>		Status	Availability	Normal Mode On, Idle Mode Off, Sleep Out	Yes	Normal Mode On, Idle Mode On, Sleep Out	Yes	Partial Mode On, Idle Mode Off, Sleep Out	Yes	Partial Mode On, Idle Mode On, Sleep Out	Yes
Status	Availability											
Normal Mode On, Idle Mode Off, Sleep Out	Yes											
Normal Mode On, Idle Mode On, Sleep Out	Yes											
Partial Mode On, Idle Mode Off, Sleep Out	Yes											
Partial Mode On, Idle Mode On, Sleep Out	Yes											
<table border="1"> <thead> <tr> <th>Status</th><th>Default Value</th></tr> </thead> <tbody> <tr> <td>Power On Sequence</td><td>Contents of memory is set randomly</td></tr> <tr> <td>SW Reset</td><td>Contents of memory is not cleared</td></tr> <tr> <td>HW Reset</td><td>Contents of memory is not cleared</td></tr> </tbody> </table>		Status	Default Value	Power On Sequence	Contents of memory is set randomly	SW Reset	Contents of memory is not cleared	HW Reset	Contents of memory is not cleared			
Status	Default Value											
Power On Sequence	Contents of memory is set randomly											
SW Reset	Contents of memory is not cleared											
HW Reset	Contents of memory is not cleared											
<pre> graph TD     A[RAMWRC (3Ch)] --&gt; B([Image Data D1[B:0], D2[B:0], ..., Dn[B:0]])     B --&gt; C[Any Command]     style B fill:none,stroke:none     style C fill:none,stroke:none     %% Legend     %% Command: rectangle     %% Parameter: rectangle with diagonal line     %% Display: diamond     %% Action: diamond with diagonal line     %% Mode: oval     %% Sequential transfer: oval with diagonal line   </pre>												

**RAMRDC (3E00h): Memory Continuous Read**

3E00H		RAMRDC											
Inst/Para	R/W	Address		D15-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX
		MIPI	Other										
RAMRDC	R/W	3E00h	X	0	0	1	1	1	1	1	1	0	3E
		1 <sup>st</sup> Pixel	X	D <sub>17</sub>	D <sub>16</sub>	D <sub>15</sub>	D <sub>14</sub>	D <sub>13</sub>	D <sub>12</sub>	D <sub>11</sub>	D <sub>10</sub>		
		:	X	:	:	:	:	:	:	:	:	:	
		N <sup>th</sup> Pixel	X	D <sub>N7</sub>	D <sub>N6</sub>	D <sub>N5</sub>	D <sub>N4</sub>	D <sub>N3</sub>	D <sub>N2</sub>	D <sub>N1</sub>	D <sub>N0</sub>		
Description	<p>This command transfers image data from the host processor to the display module's frame memory continuing from the pixel location following the previous write_memory_continue or write_memory_start command.</p> <p>Data is written continuing from the pixel location after the write range of the previous RAMWR(2Ch) or RAMWRC(3Ch). The column register is then incremented and pixels are written to the frame memory until the column register equals the End Column (EC) value. The column register is then reset to SC and the page register is incremented. Pixels are written to the frame memory until the page register equals the End Page (EP) value or the host processor sends another command.</p>												
Restriction	<p>A Memory Write should follow a CASET(2Ah), RASET(2Bh) or MADCTR(36h) to define the write location. Otherwise, data written with RAMWR(2Ch) and any following RAMWRC(3Ch) commands is written to undefined locations.</p>												

Register Availability	<table border="1"> <thead> <tr> <th>Status</th><th>Availability</th></tr> </thead> <tbody> <tr> <td>Normal Mode On, Idle Mode Off, Sleep Out</td><td>Yes</td></tr> <tr> <td>Normal Mode On, Idle Mode On, Sleep Out</td><td>Yes</td></tr> <tr> <td>Partial Mode On, Idle Mode Off, Sleep Out</td><td>Yes</td></tr> <tr> <td>Partial Mode On, Idle Mode On, Sleep Out</td><td>Yes</td></tr> </tbody> </table>		Status	Availability	Normal Mode On, Idle Mode Off, Sleep Out	Yes	Normal Mode On, Idle Mode On, Sleep Out	Yes	Partial Mode On, Idle Mode Off, Sleep Out	Yes	Partial Mode On, Idle Mode On, Sleep Out	Yes
Status	Availability											
Normal Mode On, Idle Mode Off, Sleep Out	Yes											
Normal Mode On, Idle Mode On, Sleep Out	Yes											
Partial Mode On, Idle Mode Off, Sleep Out	Yes											
Partial Mode On, Idle Mode On, Sleep Out	Yes											
<table border="1"> <thead> <tr> <th>Status</th><th>Default Value</th></tr> </thead> <tbody> <tr> <td>Power On Sequence</td><td>Contents of memory is set randomly</td></tr> <tr> <td>SW Reset</td><td>Contents of memory is not cleared</td></tr> <tr> <td>HW Reset</td><td>Contents of memory is not cleared</td></tr> </tbody> </table>		Status	Default Value	Power On Sequence	Contents of memory is set randomly	SW Reset	Contents of memory is not cleared	HW Reset	Contents of memory is not cleared			
Status	Default Value											
Power On Sequence	Contents of memory is set randomly											
SW Reset	Contents of memory is not cleared											
HW Reset	Contents of memory is not cleared											
<pre> graph TD     RAMWRC[RAMWRC (3Ch)] --&gt; ImageData([Image Data D1[B:0], D2[B:0], ..., Dn[B:0]])     ImageData --&gt; AnyCommand[Any Command]     </pre> <p>Legend:</p> <ul style="list-style-type: none"> <li>Command</li> <li>Parameter</li> <li>Display</li> <li>Action</li> <li>Mode</li> <li>Sequential transfer</li> </ul>												

**STESL(4400h) : Set\_Tear\_Scanline**

4400H		STESL(Set_Tear_Scanline)																						
Inst/Para	R/W	Address		D15-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX											
		MIPI	Other																					
STESL	W	44h	4400h	x	STS[15]	STS[14]	STS[13]	STS[12]	STS[11]	STS[10]	STS[9]	STS[8]	00											
STESL			4401h	x	STS[7]	STS[6]	STS[5]	STS[4]	STS[3]	STS[2]	STS[1]	STS[0]	00											
Description	<p>This command turns on the display Tearing Effect output signal on the TE signal line when the display reaches line N. The TE signal is not affected by changing set_address_mode bit D4. The Tearing Effect Line On has one parameter that describes the Tearing Effect Output Line mode.</p>  <p>The Tearing Effect Output line shall be active low when the display module is in Sleep mode.</p>																							
Restriction																								
Register Availability	<table border="1"> <thead> <tr> <th>Status</th> <th>Availability</th> </tr> </thead> <tbody> <tr> <td>Normal Mode On, Idle Mode Off, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Normal Mode On, Idle Mode On, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Partial Mode On, Idle Mode Off, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Partial Mode On, Idle Mode On, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Sleep In</td> <td>Yes</td> </tr> </tbody> </table>												Status	Availability	Normal Mode On, Idle Mode Off, Sleep Out	Yes	Normal Mode On, Idle Mode On, Sleep Out	Yes	Partial Mode On, Idle Mode Off, Sleep Out	Yes	Partial Mode On, Idle Mode On, Sleep Out	Yes	Sleep In	Yes
Status	Availability																							
Normal Mode On, Idle Mode Off, Sleep Out	Yes																							
Normal Mode On, Idle Mode On, Sleep Out	Yes																							
Partial Mode On, Idle Mode Off, Sleep Out	Yes																							
Partial Mode On, Idle Mode On, Sleep Out	Yes																							
Sleep In	Yes																							
Default	<table border="1"> <thead> <tr> <th>Status</th> <th>Default Value</th> </tr> </thead> <tbody> <tr> <td>Power On Sequence</td> <td>STS[15:0]=16'h0000</td> </tr> <tr> <td>SW Reset</td> <td>STS[15:0]=16'h0000</td> </tr> <tr> <td>HW Reset</td> <td>STS[15:0]=16'h0000</td> </tr> </tbody> </table>												Status	Default Value	Power On Sequence	STS[15:0]=16'h0000	SW Reset	STS[15:0]=16'h0000	HW Reset	STS[15:0]=16'h0000				
Status	Default Value																							
Power On Sequence	STS[15:0]=16'h0000																							
SW Reset	STS[15:0]=16'h0000																							
HW Reset	STS[15:0]=16'h0000																							
Flow Chart	 <pre> graph TD     A([TE Output On or Off]) --&gt; B[/set_tear_scanline/]     B --&gt; C[/Send 1st parameter STS[8]/]     C --&gt; D[/Send 2nd parameter STS[7:0]/]     D --&gt; E([TE Output On the Nth line])     </pre> <p><b>Legend:</b></p> <ul style="list-style-type: none"> <li>Command</li> <li>Parameter</li> <li>Display</li> <li>Action</li> <li>Mode</li> <li>Sequential transfer</li> </ul>																							

## GSL (4500h) : Get\_Scanline

4500H		GSL(Get_Scanline)																						
Inst/Para	R/W	Address		D15-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX											
		MIPI	Other																					
GSL	R	45h	4500h	X	GTS[15]	GTS[14]	GTS[13]	GTS[12]	GTS[11]	GTS[10]	GTS[9]	GTS[8]	0x											
			4501h	X	GTS[7]	GTS[6]	GTS[5]	GTS[4]	GTS[3]	GTS[2]	GTS[1]	GTS[0]	XX											
Description	The display returns the current scan line, N, used to update the display device. The total number of scan lines on a display device is defined as VSYNC + VBP + VACT + VFP. The first scan line is defined as the first line of V-Sync and is denoted as Line 0. When in Sleep Mode, the value returned by get scanline is undefined.																							
Restriction	-																							
Register Availability	<table border="1"> <thead> <tr> <th>Status</th> <th>Availability</th> </tr> </thead> <tbody> <tr> <td>Normal Mode On, Idle Mode Off, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Normal Mode On, Idle Mode On, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Partial Mode On, Idle Mode Off, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Partial Mode On, Idle Mode On, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Sleep In</td> <td>Yes</td> </tr> </tbody> </table>												Status	Availability	Normal Mode On, Idle Mode Off, Sleep Out	Yes	Normal Mode On, Idle Mode On, Sleep Out	Yes	Partial Mode On, Idle Mode Off, Sleep Out	Yes	Partial Mode On, Idle Mode On, Sleep Out	Yes	Sleep In	Yes
Status	Availability																							
Normal Mode On, Idle Mode Off, Sleep Out	Yes																							
Normal Mode On, Idle Mode On, Sleep Out	Yes																							
Partial Mode On, Idle Mode Off, Sleep Out	Yes																							
Partial Mode On, Idle Mode On, Sleep Out	Yes																							
Sleep In	Yes																							
Flow Chart	<pre> graph TD     start([get_scanline]) --&gt; wait{Wait 3us}     wait -- True --&gt; dummy[/Dummy Read/]     dummy --&gt; send1[/Send 1st parameter GTS[9:8]/]     dummy --&gt; send2[/Send 2nd parameter GTS[7:0]/]     </pre> <p>Legend:</p> <ul style="list-style-type: none"> <li>Command</li> <li>Parameter</li> <li>Display</li> <li>Action</li> <li>Mode</li> <li>Sequential transfer</li> </ul>																							

**DSTBON (4F00h): Deep Standby Mode On**

4F00H		DSTBON(Deep Standby Mode On)																						
Inst/Para	R/W	Address		D15-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX											
		MIPI	Other	x	0	0	0	0	0	0	0	DSTB	00											
DSTBON	W	4Fh	4F00h	x	0	0	0	0	0	0	0	DSTB	00											
Description	This command is used to enter deep standby mode. DSTB="1", enter deep standby mode. Notes: 1. To exit Deep Standby Mode, input low pulse more than 3 ms to pin RESX. 2. For MIPI IF, if deep standby mode is used, please pull HSSI_CLK_P/N & HSSI_D0~D1_P/N to GND after executing deep standby command.																							
Restriction	-																							
Register Availability	<table border="1"> <thead> <tr> <th>Status</th> <th>Availability</th> </tr> </thead> <tbody> <tr> <td>Normal Mode On, Idle Mode Off, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Normal Mode On, Idle Mode On, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Partial Mode On, Idle Mode Off, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Partial Mode On, Idle Mode On, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Sleep In</td> <td>Yes</td> </tr> </tbody> </table>												Status	Availability	Normal Mode On, Idle Mode Off, Sleep Out	Yes	Normal Mode On, Idle Mode On, Sleep Out	Yes	Partial Mode On, Idle Mode Off, Sleep Out	Yes	Partial Mode On, Idle Mode On, Sleep Out	Yes	Sleep In	Yes
Status	Availability																							
Normal Mode On, Idle Mode Off, Sleep Out	Yes																							
Normal Mode On, Idle Mode On, Sleep Out	Yes																							
Partial Mode On, Idle Mode Off, Sleep Out	Yes																							
Partial Mode On, Idle Mode On, Sleep Out	Yes																							
Sleep In	Yes																							
Default	<table border="1"> <thead> <tr> <th>Status</th> <th>Default Value</th> </tr> </thead> <tbody> <tr> <td>Power On Sequence</td> <td>00h</td> </tr> <tr> <td>SW Reset</td> <td>00h</td> </tr> <tr> <td>HW Reset</td> <td>00h</td> </tr> </tbody> </table>												Status	Default Value	Power On Sequence	00h	SW Reset	00h	HW Reset	00h				
Status	Default Value																							
Power On Sequence	00h																							
SW Reset	00h																							
HW Reset	00h																							
Flow chart	<pre> graph TD     DSTBON[DSTBON (4Fh)] --&gt; Parameter[Parameter DSTB=1]     Parameter --&gt; DeepStandby[Deep Standby Mode]   </pre> <p>Legend:</p> <ul style="list-style-type: none"> <li>Command</li> <li>Parameter</li> <li>Display</li> <li>Action</li> <li>Mode</li> <li>Sequential transfer</li> </ul>																							

## WRDISBV (5100h): Write Display Brightness

5100H		WRDISBV																							
Inst/Para	R/W	Address		D15-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX												
		MIPI	Other																						
WRDISBV	W	51h	5100h	x	DBV7	DBV6	DBV5	DBV4	DBV3	DBV2	DBV1	DBV0	FF												
Description	This command is used to adjust brightness value. In principle relationship is that 00h value means the lowest brightness and FFh value means the highest brightness.																								
Restriction	The display supplier cannot use this command for tuning																								
Register Availability	<table border="1"> <thead> <tr> <th>Status</th> <th>Availability</th> </tr> </thead> <tbody> <tr> <td>Normal Mode On, Idle Mode Off, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Normal Mode On, Idle Mode On, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Partial Mode On, Idle Mode Off, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Partial Mode On, Idle Mode On, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Sleep In</td> <td>Yes</td> </tr> </tbody> </table>													Status	Availability	Normal Mode On, Idle Mode Off, Sleep Out	Yes	Normal Mode On, Idle Mode On, Sleep Out	Yes	Partial Mode On, Idle Mode Off, Sleep Out	Yes	Partial Mode On, Idle Mode On, Sleep Out	Yes	Sleep In	Yes
Status	Availability																								
Normal Mode On, Idle Mode Off, Sleep Out	Yes																								
Normal Mode On, Idle Mode On, Sleep Out	Yes																								
Partial Mode On, Idle Mode Off, Sleep Out	Yes																								
Partial Mode On, Idle Mode On, Sleep Out	Yes																								
Sleep In	Yes																								
Default	<table border="1"> <thead> <tr> <th>Status</th> <th>Default Value</th> </tr> </thead> <tbody> <tr> <td>Power On Sequence</td> <td>FFh</td> </tr> <tr> <td>SW Reset</td> <td>FFh</td> </tr> <tr> <td>HW Reset</td> <td>FFh</td> </tr> </tbody> </table>													Status	Default Value	Power On Sequence	FFh	SW Reset	FFh	HW Reset	FFh				
Status	Default Value																								
Power On Sequence	FFh																								
SW Reset	FFh																								
HW Reset	FFh																								
Flow chart	<pre> graph TD     A[WRDISBV (51h)] --&gt; B[/ Parameter DBV[7:0] /]     B --&gt; C([New Brightness Loaded])   </pre> <p>Legend:</p> <ul style="list-style-type: none"> <li>Command</li> <li>Parameter</li> <li>Display</li> <li>Action</li> <li>Mode</li> <li>Sequential transfer</li> </ul>																								

## RDDISBV (5200h): Read Display Brightness

5200H	RDDISBV																							
Inst/Para	R/W	Address		D15-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX											
		MIPI	Other																					
RDDISBV	R	52h	5200h	x	DBV7	DBV6	DBV5	DBV4	DBV3	DBV2	DBV1	DBV0	FF											
Description	This command returns brightness value. In principle relationship is that 00h value means the lowest brightness and FFh value means the highest brightness.																							
Restriction	-																							
Register Availability	<table border="1"> <thead> <tr> <th>Status</th> <th>Availability</th> </tr> </thead> <tbody> <tr> <td><b>Normal Mode On, Idle Mode Off, Sleep Out</b></td> <td>Yes</td> </tr> <tr> <td><b>Normal Mode On, Idle Mode On, Sleep Out</b></td> <td>Yes</td> </tr> <tr> <td><b>Partial Mode On, Idle Mode Off, Sleep Out</b></td> <td>Yes</td> </tr> <tr> <td><b>Partial Mode On, Idle Mode On, Sleep Out</b></td> <td>Yes</td> </tr> <tr> <td><b>Sleep In</b></td> <td>Yes</td> </tr> </tbody> </table>												Status	Availability	<b>Normal Mode On, Idle Mode Off, Sleep Out</b>	Yes	<b>Normal Mode On, Idle Mode On, Sleep Out</b>	Yes	<b>Partial Mode On, Idle Mode Off, Sleep Out</b>	Yes	<b>Partial Mode On, Idle Mode On, Sleep Out</b>	Yes	<b>Sleep In</b>	Yes
Status	Availability																							
<b>Normal Mode On, Idle Mode Off, Sleep Out</b>	Yes																							
<b>Normal Mode On, Idle Mode On, Sleep Out</b>	Yes																							
<b>Partial Mode On, Idle Mode Off, Sleep Out</b>	Yes																							
<b>Partial Mode On, Idle Mode On, Sleep Out</b>	Yes																							
<b>Sleep In</b>	Yes																							
Default	<table border="1"> <thead> <tr> <th>Status</th> <th>Default Value</th> </tr> </thead> <tbody> <tr> <td><b>Power On Sequence</b></td> <td>FFh</td> </tr> <tr> <td><b>SW Reset</b></td> <td>FFh</td> </tr> <tr> <td><b>HW Reset</b></td> <td>FFh</td> </tr> </tbody> </table>												Status	Default Value	<b>Power On Sequence</b>	FFh	<b>SW Reset</b>	FFh	<b>HW Reset</b>	FFh				
Status	Default Value																							
<b>Power On Sequence</b>	FFh																							
<b>SW Reset</b>	FFh																							
<b>HW Reset</b>	FFh																							
Flow Chart	<p>The flowchart illustrates the communication sequence. It starts with a box labeled "RDDISBV (52hH)" at the top, which has an arrow pointing down to a parallelogram labeled "Send parameter DBV[7:0]" below it. To the right of this sequence is a legend enclosed in a dashed box. The legend defines six symbols: "Command" (a rectangle), "Parameter" (a rectangle), "Display" (a left-pointing triangle), "Action" (a right-pointing triangle), "Mode" (an oval), and "Sequential transfer" (an oval).</p>																							

## WRCTRLD (5300h): Write Display Control


5300H		WRDISBV																						
Inst/Para	R/W	Address		D15-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX											
		MIPI	Other																					
WRCTRLD	W	53h	5300h	x	0	0	BCTRL	0	DD	0	0	0	28											
Description	BCTRL: Brightness control ,1=enable DD: Display dimming control ,1=enable																							
Restriction	The display supplier cannot use this command for tuning																							
Register Availability	<table border="1"> <thead> <tr> <th>Status</th> <th>Availability</th> </tr> </thead> <tbody> <tr> <td>Normal Mode On, Idle Mode Off, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Normal Mode On, Idle Mode On, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Partial Mode On, Idle Mode Off, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Partial Mode On, Idle Mode On, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Sleep In</td> <td>Yes</td> </tr> </tbody> </table>												Status	Availability	Normal Mode On, Idle Mode Off, Sleep Out	Yes	Normal Mode On, Idle Mode On, Sleep Out	Yes	Partial Mode On, Idle Mode Off, Sleep Out	Yes	Partial Mode On, Idle Mode On, Sleep Out	Yes	Sleep In	Yes
Status	Availability																							
Normal Mode On, Idle Mode Off, Sleep Out	Yes																							
Normal Mode On, Idle Mode On, Sleep Out	Yes																							
Partial Mode On, Idle Mode Off, Sleep Out	Yes																							
Partial Mode On, Idle Mode On, Sleep Out	Yes																							
Sleep In	Yes																							
Default	<table border="1"> <thead> <tr> <th>Status</th> <th>Default Value</th> </tr> </thead> <tbody> <tr> <td>Power On Sequence</td> <td>28h</td> </tr> <tr> <td>SW Reset</td> <td>28h</td> </tr> <tr> <td>HW Reset</td> <td>28h</td> </tr> </tbody> </table>												Status	Default Value	Power On Sequence	28h	SW Reset	28h	HW Reset	28h				
Status	Default Value																							
Power On Sequence	28h																							
SW Reset	28h																							
HW Reset	28h																							
Flow chart	<pre> graph TD     A[WRDISBV (51h)] --&gt; B[/ Parameter DBV[7:0] /]     B --&gt; C([New Brightness Loaded])     </pre> <p>Legend:</p> <ul style="list-style-type: none"> <li>Command</li> <li>Parameter</li> <li>Display</li> <li>Action</li> <li>Mode</li> <li>Sequential transfer</li> </ul>																							

## RDCTRLD (5400h): Read Display Control

5400H		RDDISBV																						
Inst/Para	R/W	Address		D15-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX											
		MIPI	Other																					
RDCTRLD	R	54h	5400h	x	0	0	BCTRL	0	DD	0	0	0	28											
Description	BCTRL: Brightness control ,1=enable DD: Display dimming control ,1=enable																							
Restriction	-																							
Register Availability		<table border="1"> <thead> <tr> <th>Status</th> <th>Availability</th> </tr> </thead> <tbody> <tr> <td><b>Normal Mode On, Idle Mode Off, Sleep Out</b></td> <td>Yes</td> </tr> <tr> <td><b>Normal Mode On, Idle Mode On, Sleep Out</b></td> <td>Yes</td> </tr> <tr> <td><b>Partial Mode On, Idle Mode Off, Sleep Out</b></td> <td>Yes</td> </tr> <tr> <td><b>Partial Mode On, Idle Mode On, Sleep Out</b></td> <td>Yes</td> </tr> <tr> <td><b>Sleep In</b></td> <td>Yes</td> </tr> </tbody> </table>											Status	Availability	<b>Normal Mode On, Idle Mode Off, Sleep Out</b>	Yes	<b>Normal Mode On, Idle Mode On, Sleep Out</b>	Yes	<b>Partial Mode On, Idle Mode Off, Sleep Out</b>	Yes	<b>Partial Mode On, Idle Mode On, Sleep Out</b>	Yes	<b>Sleep In</b>	Yes
Status	Availability																							
<b>Normal Mode On, Idle Mode Off, Sleep Out</b>	Yes																							
<b>Normal Mode On, Idle Mode On, Sleep Out</b>	Yes																							
<b>Partial Mode On, Idle Mode Off, Sleep Out</b>	Yes																							
<b>Partial Mode On, Idle Mode On, Sleep Out</b>	Yes																							
<b>Sleep In</b>	Yes																							
Default	<table border="1"> <thead> <tr> <th>Status</th> <th>Default Value</th> </tr> </thead> <tbody> <tr> <td><b>Power On Sequence</b></td> <td><b>28h</b></td> </tr> <tr> <td><b>SW Reset</b></td> <td><b>28h</b></td> </tr> <tr> <td><b>HW Reset</b></td> <td><b>28h</b></td> </tr> </tbody> </table>											Status	Default Value	<b>Power On Sequence</b>	<b>28h</b>	<b>SW Reset</b>	<b>28h</b>	<b>HW Reset</b>	<b>28h</b>					
Status	Default Value																							
<b>Power On Sequence</b>	<b>28h</b>																							
<b>SW Reset</b>	<b>28h</b>																							
<b>HW Reset</b>	<b>28h</b>																							
Flow Chart	<p>The flowchart illustrates the communication process. The Host initiates a command (RDDISBV (52hH)) to the Driver. The Driver then responds with a parameter (DBV[7:0]). A legend on the right side defines the symbols used in the flowchart:</p> <ul style="list-style-type: none"> <li>Command: Represented by a rectangle.</li> <li>Parameter: Represented by a rectangle.</li> <li>Display: Represented by a left-pointing arrow.</li> <li>Action: Represented by a right-pointing arrow.</li> <li>Mode: Represented by an oval.</li> <li>Sequential transfer: Represented by an oval.</li> </ul>																							


## RDDDBS(A100h) : Read\_DDB\_Start

A100H		RDDDBS(Read_DDB_Start)																									
Inst/Para	R/W	Address		D15-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX														
		MIPI	Other																								
RDDDBS	R	A1h	A100h	x	SID[7]	SID[6]	SID[5]	SID[4]	SID[3]	SID[2]	SID[1]	SID[0]	D0														
			A101h	x	SID[15]	SID[14]	SID[13]	SID[12]	SID[11]	SID[10]	SID[9]	SID[8]	01														
			A102h	x	MID[7]	MID[6]	MID[5]	MID[4]	MID[3]	MID[2]	MID[1]	MID[0]	80														
			A103h	x	MID[15]	MID[14]	MID[13]	MID[12]	MID[11]	MID[10]	MID[9]	MID[8]	90														
			A104h	x	1	1	1	1	1	1	1	1	FF														
Description	1 <sup>st</sup> parameter: Supplier ID code 2 <sup>nd</sup> parameter: Supplier ID code 3 <sup>rd</sup> parameter: Module ID 4 <sup>th</sup> parameter: Module ID 5 <sup>th</sup> Exit code (FFh).																										
Restriction																											
Register Availability	<table border="1"> <thead> <tr> <th>Status</th> <th>Availability</th> </tr> </thead> <tbody> <tr> <td>Normal Mode On, Idle Mode Off, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Normal Mode On, Idle Mode On, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Partial Mode On, Idle Mode Off, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Partial Mode On, Idle Mode On, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Sleep In</td> <td>Yes</td> </tr> </tbody> </table>													Status	Availability	Normal Mode On, Idle Mode Off, Sleep Out	Yes	Normal Mode On, Idle Mode On, Sleep Out	Yes	Partial Mode On, Idle Mode Off, Sleep Out	Yes	Partial Mode On, Idle Mode On, Sleep Out	Yes	Sleep In	Yes		
Status	Availability																										
Normal Mode On, Idle Mode Off, Sleep Out	Yes																										
Normal Mode On, Idle Mode On, Sleep Out	Yes																										
Partial Mode On, Idle Mode Off, Sleep Out	Yes																										
Partial Mode On, Idle Mode On, Sleep Out	Yes																										
Sleep In	Yes																										
Default	<table border="1"> <thead> <tr> <th rowspan="2">Status</th> <th colspan="2">Default Value</th> </tr> <tr> <th>After MTP</th> <th>Before MTP</th> </tr> </thead> <tbody> <tr> <td>Power On Sequence</td> <td>MTP Value</td> <td>01h, D0h, 90h, 60h, FFh</td> </tr> <tr> <td>SW Reset</td> <td>MTP Value</td> <td>01h, D0h, 90h, 60h, FFh</td> </tr> <tr> <td>HW Reset</td> <td>MTP Value</td> <td>01h, D0h, 90h, 60h, FFh</td> </tr> </tbody> </table>													Status	Default Value		After MTP	Before MTP	Power On Sequence	MTP Value	01h, D0h, 90h, 60h, FFh	SW Reset	MTP Value	01h, D0h, 90h, 60h, FFh	HW Reset	MTP Value	01h, D0h, 90h, 60h, FFh
Status	Default Value																										
	After MTP	Before MTP																									
Power On Sequence	MTP Value	01h, D0h, 90h, 60h, FFh																									
SW Reset	MTP Value	01h, D0h, 90h, 60h, FFh																									
HW Reset	MTP Value	01h, D0h, 90h, 60h, FFh																									




## RDDDBC(A800h) : Read DDB Continous

A800H		RDDDBC																														
Inst/Para	R/W	Address		D15-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX																			
		MIP1	Other																													
RDDDBC	R	A8h	A800h	x	SID[7]	SID [6]	SID [5]	SID [4]	SID [3]	SID [2]	SID [1]	SID [0]	D0																			
			A801h	x	SID[15]	SID[14]	SID[13]	SID[12]	SID[11]	SID[10]	SID[9]	SID[8]	01																			
			A802h	x	MID[7]	MID[6]	MID[5]	MID[4]	MID[3]	MID[2]	MID[1]	MID[0]	80																			
			A803h	x	MID[15]	MID[14]	MID[13]	MID[12]	MID[11]	MID[10]	MID[9]	MID[8]	90																			
			A804h	x	1	1	1	1	1	1	1	1	FF																			
Description	<p>This command returns the supplier identification and display module mode/revision information from the point where RDDDBS command was interrupted by an other command.</p> <p><i>Note: Parameter 0xFF is an “Exit Code”, this means that there is no more data in the DDB block.</i></p> <p><i>Note: For use example,</i></p> <ol style="list-style-type: none"> <li>1. Set maximum return packet size=3</li> <li>2. Read 0xA1, return 3 bytes SID[7:0], SID[15:8], MID[7:0]</li> <li>3. Read 0xA8, return 2 bytes MID[15:8], RID[7:0], RID[15:8] and 0xFF</li> </ol>																															
Restriction	<p>A Read DDB Start command (RDDDBS) should be executed at least once before a Read DDB Continue command (RDDDBC) to define the read location. Otherwise, data read with a Read DDB Continue command is undefined.</p>																															
Register Availability	<table border="1"> <thead> <tr> <th>Status</th> <th>Availability</th> </tr> </thead> <tbody> <tr> <td>Normal Mode On, Idle Mode Off, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Normal Mode On, Idle Mode On, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Partial Mode On, Idle Mode Off, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Partial Mode On, Idle Mode On, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Sleep In</td> <td>Yes</td> </tr> </tbody> </table>													Status	Availability	Normal Mode On, Idle Mode Off, Sleep Out	Yes	Normal Mode On, Idle Mode On, Sleep Out	Yes	Partial Mode On, Idle Mode Off, Sleep Out	Yes	Partial Mode On, Idle Mode On, Sleep Out	Yes	Sleep In	Yes							
Status	Availability																															
Normal Mode On, Idle Mode Off, Sleep Out	Yes																															
Normal Mode On, Idle Mode On, Sleep Out	Yes																															
Partial Mode On, Idle Mode Off, Sleep Out	Yes																															
Partial Mode On, Idle Mode On, Sleep Out	Yes																															
Sleep In	Yes																															
Default	<table border="1"> <thead> <tr> <th rowspan="2">Status</th> <th colspan="3">Default Value</th> </tr> <tr> <th>After MTP</th> <th>Before MTP</th> <th></th> </tr> </thead> <tbody> <tr> <td>Power On Sequence</td> <td>MTP Value</td> <td colspan="2">01h, D0h, 90h, 60h, FFh</td> </tr> <tr> <td>SW Reset</td> <td>MTP Value</td> <td colspan="2">01h, D0h, 90h, 60h, FFh</td> </tr> <tr> <td>HW Reset</td> <td>MTP Value</td> <td colspan="2">01h, D0h, 90h, 60h, FFh</td> </tr> </tbody> </table>													Status	Default Value			After MTP	Before MTP		Power On Sequence	MTP Value	01h, D0h, 90h, 60h, FFh		SW Reset	MTP Value	01h, D0h, 90h, 60h, FFh		HW Reset	MTP Value	01h, D0h, 90h, 60h, FFh	
Status	Default Value																															
	After MTP	Before MTP																														
Power On Sequence	MTP Value	01h, D0h, 90h, 60h, FFh																														
SW Reset	MTP Value	01h, D0h, 90h, 60h, FFh																														
HW Reset	MTP Value	01h, D0h, 90h, 60h, FFh																														



## RDFCS(AA00h) : Read First Checksum

AA00H	RDFCS																							
Inst/Para	R/W	Address		D15-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX											
		MIPI	Other																					
RDFCS	R	AAh	AA00h	x	FCS7	FCS6	FCS5	FCS4	FCS3	FCS2	FCS1	FCS0	00											
Description	This command returns the first checksum what has been calculated from "User Command Set" area registers (not include "Manufacture Command Set) and the frame memory after the write access to those registers and/or frame memory has been done.																							
Restriction	It will be necessary to wait 150ms after there is the last write access on "User Command Set" area registers before there can read this checksum value.																							
Register Availability	<table border="1"> <thead> <tr> <th>Status</th> <th>Availability</th> </tr> </thead> <tbody> <tr> <td>Normal Mode On, Idle Mode Off, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Normal Mode On, Idle Mode On, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Partial Mode On, Idle Mode Off, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Partial Mode On, Idle Mode On, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Sleep In</td> <td>Yes</td> </tr> </tbody> </table>												Status	Availability	Normal Mode On, Idle Mode Off, Sleep Out	Yes	Normal Mode On, Idle Mode On, Sleep Out	Yes	Partial Mode On, Idle Mode Off, Sleep Out	Yes	Partial Mode On, Idle Mode On, Sleep Out	Yes	Sleep In	Yes
Status	Availability																							
Normal Mode On, Idle Mode Off, Sleep Out	Yes																							
Normal Mode On, Idle Mode On, Sleep Out	Yes																							
Partial Mode On, Idle Mode Off, Sleep Out	Yes																							
Partial Mode On, Idle Mode On, Sleep Out	Yes																							
Sleep In	Yes																							
Default	<table border="1"> <thead> <tr> <th>Status</th> <th>Default Value</th> </tr> </thead> <tbody> <tr> <td>Power On Sequence</td> <td>00h</td> </tr> <tr> <td>S/W Reset</td> <td>00h</td> </tr> <tr> <td>H/W Reset</td> <td>00h</td> </tr> </tbody> </table>												Status	Default Value	Power On Sequence	00h	S/W Reset	00h	H/W Reset	00h				
Status	Default Value																							
Power On Sequence	00h																							
S/W Reset	00h																							
H/W Reset	00h																							
Flow Chart	 <pre> graph TD     RDFCS["RDFCS(AAh)"] --&gt; SendParam[/Send Parameter FCS[7:0]/]     style RDFCS fill:#fff,stroke:#000,stroke-width:1px     style SendParam fill:#fff,stroke:#000,stroke-width:1px     style Legend fill:#fff,stroke:#000,stroke-width:1px     style Legend border:1px dashed black     Legend -- "Legend" --&gt; Command     Legend -- "Legend" --&gt; Parameter     Legend -- "Legend" --&gt; Display     Legend -- "Legend" --&gt; Action     Legend -- "Legend" --&gt; Mode     Legend -- "Legend" --&gt; Sequential   </pre>																							


## **RDCCS(AF00h) : Read Continue Checksum**

Attachment is the exclusive property of Raydium and shall not be reproduced or copied or transformed to any other format without prior permission of Raydium. Please handle the information based on Non-Disclosure Agreement.

**SetDSIMode (C200h) : set\_DSI Mode**


C200H	SetDSIMode												HEX												
Inst/Para	R/W	Address		D15-8	D7	D6	D5	D4	D3	D2	D1	D0													
		MIPI	Other																						
SetDSIMode	W/R	C2h	C200h	x	0	0	0	0	0	0	DM1	DM0	00												
Description	<table border="1"> <thead> <tr> <th>Bit</th> <th>Description</th> <th>Value</th> </tr> </thead> <tbody> <tr> <td>DM[1:0]</td> <td>Display timing mode selection</td> <td>2'b00: internal timing 2'b01: reserved 2'b10: VSYNC align mode 2'b11: external timing (VSYNC + HSYNC align mode)</td> </tr> </tbody> </table>												Bit	Description	Value	DM[1:0]	Display timing mode selection	2'b00: internal timing 2'b01: reserved 2'b10: VSYNC align mode 2'b11: external timing (VSYNC + HSYNC align mode)							
Bit	Description	Value																							
DM[1:0]	Display timing mode selection	2'b00: internal timing 2'b01: reserved 2'b10: VSYNC align mode 2'b11: external timing (VSYNC + HSYNC align mode)																							
Restriction	<p>Note:</p> <p>(1) If video mode, need to set DM[1:0] = 2'b11.</p>																								
Register Availability	<table border="1"> <thead> <tr> <th>Status</th> <th>Availability</th> </tr> </thead> <tbody> <tr> <td>Normal Mode On, Idle Mode Off, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Normal Mode On, Idle Mode On, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Partial Mode On, Idle Mode Off, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Partial Mode On, Idle Mode On, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Sleep In</td> <td>Yes</td> </tr> </tbody> </table>													Status	Availability	Normal Mode On, Idle Mode Off, Sleep Out	Yes	Normal Mode On, Idle Mode On, Sleep Out	Yes	Partial Mode On, Idle Mode Off, Sleep Out	Yes	Partial Mode On, Idle Mode On, Sleep Out	Yes	Sleep In	Yes
Status	Availability																								
Normal Mode On, Idle Mode Off, Sleep Out	Yes																								
Normal Mode On, Idle Mode On, Sleep Out	Yes																								
Partial Mode On, Idle Mode Off, Sleep Out	Yes																								
Partial Mode On, Idle Mode On, Sleep Out	Yes																								
Sleep In	Yes																								
Flow Chart	<pre>     graph TD         Legend[Legend]         Legend --&gt; Command[Command]         Legend --&gt; Parameter[Parameter]         Legend --&gt; Display[Display]         Legend --&gt; Action[Action]         Legend --&gt; Mode[Mode]         Legend --&gt; Sequential[Sequential transfer]     </pre>																								

**SetDSPIMode (C400h) : set\_DSPI Mode**


C400H	Set DSPI mode												HEX												
Inst/Para	R/W	Address		D15-8	D7	D6	D5	D4	D3	D2	D1	D0	HEX												
		MIPI	Other																						
SetDSPIMode	W/R	C4h	C400h	x	SPI_WRAM	0	DSPI_C_FG1	DSPI_C_FG0	0	0	0	DSPI_EN	00												
Description	<table border="1"> <thead> <tr> <th>Bit</th> <th>Description</th> <th>Value</th> </tr> </thead> <tbody> <tr> <td>DSPI_EN</td> <td>DAUL SPI MODE Enable</td> <td>0: disable 1: enable</td> </tr> <tr> <td>DSPI_CFG[1:0]</td> <td>DAUL SPI MODE Selection</td> <td>00: 1P1T for 1 wire 10: 1P1T for 2 wire 11: 2P3T for 2 wire 01: reserved</td> </tr> <tr> <td>SPI_WRAM</td> <td>This command is used in SPI/SPINK interfaces. Making sure to set SPI_WRAM=1 before host writes SRAM via SPI/SPINK interfaces.</td> <td>0: disable 1: SPI interface write RAM enable</td> </tr> </tbody> </table>													Bit	Description	Value	DSPI_EN	DAUL SPI MODE Enable	0: disable 1: enable	DSPI_CFG[1:0]	DAUL SPI MODE Selection	00: 1P1T for 1 wire 10: 1P1T for 2 wire 11: 2P3T for 2 wire 01: reserved	SPI_WRAM	This command is used in SPI/SPINK interfaces. Making sure to set SPI_WRAM=1 before host writes SRAM via SPI/SPINK interfaces.	0: disable 1: SPI interface write RAM enable
Bit	Description	Value																							
DSPI_EN	DAUL SPI MODE Enable	0: disable 1: enable																							
DSPI_CFG[1:0]	DAUL SPI MODE Selection	00: 1P1T for 1 wire 10: 1P1T for 2 wire 11: 2P3T for 2 wire 01: reserved																							
SPI_WRAM	This command is used in SPI/SPINK interfaces. Making sure to set SPI_WRAM=1 before host writes SRAM via SPI/SPINK interfaces.	0: disable 1: SPI interface write RAM enable																							
Note: detailed DAUL SPI formats are described at next page.																									
Restriction																									
Register Availability	<table border="1"> <thead> <tr> <th>Status</th> <th>Availability</th> </tr> </thead> <tbody> <tr> <td>Normal Mode On, Idle Mode Off, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Normal Mode On, Idle Mode On, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Partial Mode On, Idle Mode Off, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Partial Mode On, Idle Mode On, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Sleep In</td> <td>Yes</td> </tr> </tbody> </table>													Status	Availability	Normal Mode On, Idle Mode Off, Sleep Out	Yes	Normal Mode On, Idle Mode On, Sleep Out	Yes	Partial Mode On, Idle Mode Off, Sleep Out	Yes	Partial Mode On, Idle Mode On, Sleep Out	Yes	Sleep In	Yes
Status	Availability																								
Normal Mode On, Idle Mode Off, Sleep Out	Yes																								
Normal Mode On, Idle Mode On, Sleep Out	Yes																								
Partial Mode On, Idle Mode Off, Sleep Out	Yes																								
Partial Mode On, Idle Mode On, Sleep Out	Yes																								
Sleep In	Yes																								
Flow Chart																									

## DUAL SPI via SPI3 interface :


**SPI3\_1wire, RGB888:  $\text{JFFP} = 3\text{b}111, \text{DSPI\_EN} = 1\text{b}1, \text{DSPI\_CFG} = 2\text{b}00$**




**SPI3-1P1T, 2wire, RGB888:  $\text{JFFP} = 3\text{b}111, \text{DSPI\_EN} = 1\text{b}1, \text{DSPI\_CFG} = 2\text{b}10$**




**SPI3-2P3T, 2wire, RGB888:  $\text{JFFP} = 3\text{b}111, \text{DSPI\_EN} = 1\text{b}1, \text{DSPI\_CFG} = 2\text{b}11$**




**SPI3-1wire, RGB666:  $\text{JFFP} = 3\text{b}110, \text{DSPI\_EN} = 1\text{b}1, \text{DSPI\_CFG} = 2\text{b}00$**




**SPI3-1P1T, 2wire, RGB666:  $\text{JFFP} = 3\text{b}110, \text{DSPI\_EN} = 1\text{b}1, \text{DSPI\_CFG} = 2\text{b}10$**




**SPI3-2P3T, 2wire, RGB666:  $\text{JFFP} = 3\text{b}110, \text{DSPI\_EN} = 1\text{b}1, \text{DSPI\_CFG} = 2\text{b}11$**



**SPI3-1wire, RGB565:  $\text{JFFP} = 3\text{b}101, \text{DSPI\_EN} = 1\text{b}1, \text{DSPI\_CFG} = 2\text{b}00$**




**SPI3-1P1T, 2wire, RGB565:  $\text{JFFP} = 3\text{b}101, \text{DSPI\_EN} = 1\text{b}1, \text{DSPI\_CFG} = 2\text{b}10$**




## DUAL SPI via SPI4 interface:


**SPI4-1wire, RGB888:  $\text{IFPF} = 3\text{b}111, \text{DSPI\_EN}=1\text{b}1, \text{DSPI\_CFG}=2\text{b}00$**




**SPI4-1P1T, 2wire, RGB888:  $\text{IFPF} = 3\text{b}111, \text{DSPI\_EN}=1\text{b}1, \text{DSPI\_CFG}=2\text{b}10$**




**SPI4-2P3T, 2wire, RGB888:  $\text{IFPF} = 3\text{b}111, \text{DSPI\_EN}=1\text{b}1, \text{DSPI\_CFG}=2\text{b}11$**




**SPI4-1wire, RGB666:  $\text{IFPF} = 3\text{b}110, \text{DSPI\_EN}=1\text{b}1, \text{DSPI\_CFG}=2\text{b}00$**




**SPI4-1P1T, 2wire, RGB666:  $\text{IFPF} = 3\text{b}110, \text{DSPI\_EN}=1\text{b}1, \text{DSPI\_CFG}=2\text{b}10$**




**SPI4-2P3T, 2wire, RGB666:  $\text{IFPF} = 3\text{b}110, \text{DSPI\_EN}=1\text{b}1, \text{DSPI\_CFG}=2\text{b}11$**



**SPI4-1wire, RGB565:  $\text{IFPF} = 3\text{b}101, \text{DSPI\_EN}=1\text{b}1, \text{DSPI\_CFG}=2\text{b}00$**



**SPI4-1P1T, 2wire, RGB565:  $\text{IFPF} = 3\text{b}101, \text{DSPI\_EN}=1\text{b}1, \text{DSPI\_CFG}=2\text{b}10$**




**Read ID (DA00h ~ DC00h) :**

C400H	Set DSPI mode												HEX												
Inst/Para	R/W	Address		D15-8	D7	D6	D5	D4	D3	D2	D1	D0													
		MIPI	Other																						
Read_ID1	R	DAh	DA00h	x									00h												
Read_ID2	R	DBh	DB00h	x									80h												
Read_ID3	R	DCh	DC00h	x									00h												
Description	Read_ID																								
Restriction	NA																								
Register Availability	<table border="1"><thead><tr><th>Status</th><th>Availability</th></tr></thead><tbody><tr><td>Normal Mode On, Idle Mode Off, Sleep Out</td><td>Yes</td></tr><tr><td>Normal Mode On, Idle Mode On, Sleep Out</td><td>Yes</td></tr><tr><td>Partial Mode On, Idle Mode Off, Sleep Out</td><td>Yes</td></tr><tr><td>Partial Mode On, Idle Mode On, Sleep Out</td><td>Yes</td></tr><tr><td>Sleep In</td><td>Yes</td></tr></tbody></table>													Status	Availability	Normal Mode On, Idle Mode Off, Sleep Out	Yes	Normal Mode On, Idle Mode On, Sleep Out	Yes	Partial Mode On, Idle Mode Off, Sleep Out	Yes	Partial Mode On, Idle Mode On, Sleep Out	Yes	Sleep In	Yes
Status	Availability																								
Normal Mode On, Idle Mode Off, Sleep Out	Yes																								
Normal Mode On, Idle Mode On, Sleep Out	Yes																								
Partial Mode On, Idle Mode Off, Sleep Out	Yes																								
Partial Mode On, Idle Mode On, Sleep Out	Yes																								
Sleep In	Yes																								

## (FE00h): CMD Mode Switch


FE00H		MAUCCTR (Manufacture Command Set Control)																											
Instruction	R/W	Address		Parameter																									
		MIPI	Others	D15-D8	D7	D6	D5	D4	D3	D2	D1	D0																	
CMD Mode Switch	W/R	FEh	FE00h	00h	0	0	0	0	CMD_Page[3:0]			00																	
Description	This command is used to switch the Manufacture Command Pages and User Commands sets.																												
	<table border="1"> <thead> <tr> <th>CMD_Page[3:0]</th><th>Hex Value</th><th>Description</th></tr> </thead> <tbody> <tr> <td>0000</td><td>00h (default)</td><td>User Command Set (UCS = CMD1)</td></tr> <tr> <td>0001</td><td>01h</td><td>Manufacture Command Set Page0 ( CMD2 P0)</td></tr> <tr> <td>0010</td><td>02h</td><td>Manufacture Command Set Page1 ( CMD2 P1)</td></tr> <tr> <td>0011</td><td>03h</td><td>Manufacture Command Set Page2 ( CMD2 P2)</td></tr> <tr> <td>0100</td><td>04h</td><td>Manufacture Command Set Page3 ( CMD2 P3)</td></tr> </tbody> </table>												CMD_Page[3:0]	Hex Value	Description	0000	00h (default)	User Command Set (UCS = CMD1)	0001	01h	Manufacture Command Set Page0 ( CMD2 P0)	0010	02h	Manufacture Command Set Page1 ( CMD2 P1)	0011	03h	Manufacture Command Set Page2 ( CMD2 P2)	0100	04h
CMD_Page[3:0]	Hex Value	Description																											
0000	00h (default)	User Command Set (UCS = CMD1)																											
0001	01h	Manufacture Command Set Page0 ( CMD2 P0)																											
0010	02h	Manufacture Command Set Page1 ( CMD2 P1)																											
0011	03h	Manufacture Command Set Page2 ( CMD2 P2)																											
0100	04h	Manufacture Command Set Page3 ( CMD2 P3)																											
-																													
<table border="1"> <thead> <tr> <th>Status</th><th>Availability</th></tr> </thead> <tbody> <tr> <td>Normal Mode On, Idle Mode Off, Sleep Out</td><td>Yes</td></tr> <tr> <td>Normal Mode On, Idle Mode On, Sleep Out</td><td>Yes</td></tr> <tr> <td>Partial Mode On, Idle Mode Off, Sleep Out</td><td>Yes</td></tr> <tr> <td>Partial Mode On, Idle Mode On, Sleep Out</td><td>Yes</td></tr> <tr> <td>Sleep In</td><td>Yes</td></tr> </tbody> </table>												Status	Availability	Normal Mode On, Idle Mode Off, Sleep Out	Yes	Normal Mode On, Idle Mode On, Sleep Out	Yes	Partial Mode On, Idle Mode Off, Sleep Out	Yes	Partial Mode On, Idle Mode On, Sleep Out	Yes	Sleep In	Yes						
Status	Availability																												
Normal Mode On, Idle Mode Off, Sleep Out	Yes																												
Normal Mode On, Idle Mode On, Sleep Out	Yes																												
Partial Mode On, Idle Mode Off, Sleep Out	Yes																												
Partial Mode On, Idle Mode On, Sleep Out	Yes																												
Sleep In	Yes																												
Default	<table border="1"> <thead> <tr> <th rowspan="2">Status</th><th>Default Value</th></tr> </thead> <tbody> <tr> <td>FEh / FE00h</td></tr> <tr> <td>Power On Sequence</td><td>00h</td></tr> <tr> <td>S/W Reset</td><td>00h</td></tr> <tr> <td>H/W Reset</td><td>00h</td></tr> </tbody> </table>												Status	Default Value	FEh / FE00h	Power On Sequence	00h	S/W Reset	00h	H/W Reset	00h								
Status	Default Value																												
	FEh / FE00h																												
Power On Sequence	00h																												
S/W Reset	00h																												
H/W Reset	00h																												



CONFIDENTIAL

**(FF00h): Read CMD Status**

FF00H		MAUCCTR (Manufacture Command Set Control)																												
Instruction	R/W	Address		Parameter																										
		MIPI	Others	D15-D8	D7	D6	D5	D4	D3	D2	D1	D0	HEX																	
RD CMD Status	R	FFh	FF00h	00h	0	0	0	0	CMD_Status[3:0]	00																				
Description	This command is used to switch the Manufacture Command Pages and User Commands sets.																													
	<table border="1"> <thead> <tr> <th>CMD_Status[3:0]</th><th>Hex Value</th><th>Description</th></tr> </thead> <tbody> <tr> <td>0000</td><td>00h (default)</td><td>User Command Set (UCS = CMD1)</td></tr> <tr> <td>0001</td><td>01h</td><td>Manufacture Command Set Page0 ( CMD2 P0)</td></tr> <tr> <td>0010</td><td>02h</td><td>Manufacture Command Set Page1 ( CMD2 P1)</td></tr> <tr> <td>0011</td><td>03h</td><td>Manufacture Command Set Page2 ( CMD2 P2)</td></tr> <tr> <td>0100</td><td>04h</td><td>Manufacture Command Set Page3 ( CMD2 P3)</td></tr> </tbody> </table>													CMD_Status[3:0]	Hex Value	Description	0000	00h (default)	User Command Set (UCS = CMD1)	0001	01h	Manufacture Command Set Page0 ( CMD2 P0)	0010	02h	Manufacture Command Set Page1 ( CMD2 P1)	0011	03h	Manufacture Command Set Page2 ( CMD2 P2)	0100	04h
CMD_Status[3:0]	Hex Value	Description																												
0000	00h (default)	User Command Set (UCS = CMD1)																												
0001	01h	Manufacture Command Set Page0 ( CMD2 P0)																												
0010	02h	Manufacture Command Set Page1 ( CMD2 P1)																												
0011	03h	Manufacture Command Set Page2 ( CMD2 P2)																												
0100	04h	Manufacture Command Set Page3 ( CMD2 P3)																												
Restriction																														
Register Availability	<table border="1"> <thead> <tr> <th>Status</th><th>Availability</th></tr> </thead> <tbody> <tr> <td>Normal Mode On, Idle Mode Off, Sleep Out</td><td>Yes</td></tr> <tr> <td>Normal Mode On, Idle Mode On, Sleep Out</td><td>Yes</td></tr> <tr> <td>Partial Mode On, Idle Mode Off, Sleep Out</td><td>Yes</td></tr> <tr> <td>Partial Mode On, Idle Mode On, Sleep Out</td><td>Yes</td></tr> <tr> <td>Sleep In</td><td>Yes</td></tr> </tbody> </table>													Status	Availability	Normal Mode On, Idle Mode Off, Sleep Out	Yes	Normal Mode On, Idle Mode On, Sleep Out	Yes	Partial Mode On, Idle Mode Off, Sleep Out	Yes	Partial Mode On, Idle Mode On, Sleep Out	Yes	Sleep In	Yes					
Status	Availability																													
Normal Mode On, Idle Mode Off, Sleep Out	Yes																													
Normal Mode On, Idle Mode On, Sleep Out	Yes																													
Partial Mode On, Idle Mode Off, Sleep Out	Yes																													
Partial Mode On, Idle Mode On, Sleep Out	Yes																													
Sleep In	Yes																													
<table border="1"> <thead> <tr> <th>Status</th><th>Default Value</th></tr> </thead> <tbody> <tr> <td></td><td>FFh / FF00h</td></tr> <tr> <td>Power On Sequence</td><td>00h</td></tr> <tr> <td>S/W Reset</td><td>00h</td></tr> <tr> <td>H/W Reset</td><td>00h</td></tr> </tbody> </table>													Status	Default Value		FFh / FF00h	Power On Sequence	00h	S/W Reset	00h	H/W Reset	00h								
Status	Default Value																													
	FFh / FF00h																													
Power On Sequence	00h																													
S/W Reset	00h																													
H/W Reset	00h																													



## 7. Electrical Characteristics

### 7.1 Absolute Maximum Ratings

The absolute maximum rating is listed on following table. When W040 is used out of the absolute maximum ratings, the W040 may be permanently damaged. To use the W040 within the following electrical characteristics limit is strongly recommended for normal operation. If these electrical characteristic conditions are exceeded during normal operation, the W040 will malfunction and cause poor reliability.

item	Symbol	Value	Unit
Power supply voltage	VDDI	-0.3 ~ + 5.5	V
Power supply voltage	VDD (VDDA, VDBB, VDDR)	-0.3 ~ + 5.5	V
Supply voltage (MV)	AVDD-AVSS	-0.3 ~ + 6.6	V
	VCL-AVSS	-0.3 ~ + 6.6	V
Supply voltage (HV)	VGH - VGLX	-0.3 ~ + 33	V
Input voltage	VIN	-0.3 ~ VDDI+ 0.3	V
Output voltage	VO	-0.3 ~ VDDI+ 0.3	V
Operating temperature	Topr	-40 ~ + 85	°C
Storage temperature	Tstg	-55 ~ + 125	°C

Notes:  
If one of the above items is exceeded its maximum limitation momentarily, the quality of the product may be degraded. Absolute maximum limitation. Therefore, specify the values exceeding which the product may be physically damaged. Be sure to use the product within the recommend range.

### 7.2 ESD Protection Level

Model	Test Condition	Level
Human Body Mode	R = 1.5 kohm / C = 100 pF	Pass 3KV
Machine Mode	R = 0 ohm / C = 200 pF	Pass 300V

### 7.3 Latch-Up Protection Level

The device will not latch up at trigger current levels less than ±200 mA.

## 7.4 DC Characteristics

7.4.1 Basic Characteristics	Symbol	Condition	Min.	Typ.	Max.	Unit	Related Pins
<b>Parameter</b>							
Analog Power Supply Voltage	VDD	Operation Voltage	2.7	2.8	3.6	V	Note 1
I/O pin Power Supply Voltage	VDDI	I/O supply voltage	1.65	1.8	3.3	V	Note 1,2
Logic High level input voltage	VIH	VDDI = 1.65V ~ 1.953V	0.8* VDDI	-	VDDI	V	Note 3
Logic Low level input voltage	VIL	VDDI = 1.65V ~ 1.95V	0.0	-	0.2* VDDI	V	Note 3
Logic High level Output voltage	VOH	Iout = -1 mA	0.8* VDDI	-	VDDI	V	Note 3
Logic Low level Output voltage	VOL	Iout = +1 mA	0.0	-	0.2* VDDI	V	Note 3
Logic High level input current (Except MIPI)	IIHD	Vin=0~VDDI			1	uA	Note 3
Logic Low level input current (Except MIPI)	IILD	Vin=0~VDDI	-1			uA	Note 3
Logic High level input current (MIPI)	IIHD	Vin=0~VDDI			1	uA	Note 3
Logic Low level input current (MIPI)	IILD	Vin=0~VDDI	-1			uA	Note 3
AVDD booster voltage	AVDD		4.5		6.5	V	Note 3
VCL booster voltage	VCL		-3.5		-5	V	Note 3
VGH booster voltage	VGH		AVDD		2AVDD	V	Note 3
VGL booster voltage	VGL		VCL		VCL - AVDD	V	Note 3
Voltage difference between VGH and VGL	VGHL	VGH-VGL			30	V	Note 3
Gamma reference voltage	VGMP		2.0		6.0	V	Note 3,4
Gamma reference voltage	VGSP		0.0		4.5	V	Note 3
OSC	Fosc		20.24	22	23.76	MHz	
Channel deviation voltage	V <sub>DEV</sub>	Sout ≥ AVDD-1.0V, and 0V < Sout ≤ 1.0V				mV	TBD
Channel deviation voltage	V <sub>DEV</sub>	1.0V < Sout < AVDD-1.0V				mV	TBD


Notes:

1. VDD means VDDA, VDDR, VDDB. And VSS means VSSA, VSSR, VSSB, AVSS, VSSAM. VDDI means VDDI. VDD should be the same input voltage level and larger than VDDI voltage.
2. Recommend VDDI=1.8V for power saving.
3. Ta(ambient temperature) ranges from -30°C to 85 °C.
4. VGMP <= AVDD – 0.3V

## 7.5 MIPI Characteristics

### 8.5.1 High-Speed Receiver Specification

DC Specifications




Parameter	Description	Min	Nom	Max	Units	Note
V <sub>CMRX(DC)</sub>	Common-mode voltage HS receive mode	70		330	mV	1,2
V <sub>IDTH</sub>	Differential input high threshold			70	mV	
V <sub>IDTL</sub>	Differential input low threshold	-70			mV	
V <sub>IHHS</sub>	Single-ended input high voltage			460	mV	1
V <sub>ILHS</sub>	Single-ended input low voltage	-40			mV	1
Z <sub>ID</sub>	Differential input impedance	80	100	125	Ω	

Notes:

1. Excluding possible additional RF interference of 100mV peak sine wave beyond 450MHz.
2. This table value includes a ground difference of 50mV between the transmitter and the receiver, the static common-mode level tolerance and variations below 450MHz

## 8.5.2 Forward high speed transmissions

DDR Clock Definition



Clock Parameter	Symbol	Min	Typ	Max	Units	Notes
UI instantaneous	UI <sub>INST</sub>	2		12.5	ns	1,2

Notes:


1. This value corresponds to a minimum 80 Mbps data rate.
2. The minimum UI shall not be violated for any single bit period, i.e., any DDR half cycle within a data burst.

Data-Clock Timing Specifications

Parameter	Symbol	Min	Typ	Max	Units	Notes
Data to Clock Skew [measured at transmitter]	T <sub>SKEW[TX]</sub>	-0.15		0.15	UI <sub>INST</sub>	1
Data to Clock Setup Time [receiver]	T <sub>SETUP[RX]</sub>	0.15			UI <sub>INST</sub>	2
Clock to Data Hold Time [receiver]	T <sub>HOLD[RX]</sub>	0.15			UI <sub>INST</sub>	2

Notes:

1. Total silicon and package delay budget of 0.3\*UI<sub>INST</sub>
2. Total setup and hold window for receiver of 0.3\*UI<sub>INST</sub>

**8.5.3 Data to Clock Timing Definitions**

## 8.5.4 Low power transceiver specifications


Parameters	Symbol	Condition	Min	Typ	Max	Unit
Logic high level input voltage	VIHCD	Contention Detection (Lane_D0)	450		1350	mV
Logic low level input voltage	VILCD	Contention Detection (Lane_D0)	0		200	mV
Logic high level input voltage	VIH-LPRX	LP-Rx (Lane_CK, Lane_D0, Lane_D1)	880	-	1350	mV
Logic low level input voltage	VIL-LPRX	LP-Rx (Lane_CK, Lane_D0, Lane_D1)	0		550	mV
Logic low level input voltage	VIL-ULPS	LP-Rx ULPS (Lane_CK, Lane_D0, Lane_D1)	0		300	mV
Logic high level input voltage	VOH-LPTX	Contention Detection (Lane_D0)	1.1	1.2	1.3	V
Logic low level input voltage	VOL-LPTX	Contention Detection (Lane_D0)	-50	0	50	mV
eSPIKE <sup>(1,2,3)</sup>	Fig. 2	Input pulse rejection			300	V.ps

Notes:

Time-voltage integration of a spike above VIL when being in LP-0 state or below VIH when being in LP-1 State. An impulse less than this will not change the receiver state.


In addition to the required glitch rejection, implementers shall ensure rejection of known RF-interferers.

Input Glitch Rejection of Low Power Receivers as follow.



## 7.6 AC Characteristics

### 8.6.1 Serial Interface Characteristics (3-wire SPI)




Signal	Symbol	Parameter	MIN	MAX	Unit	Description
SCL	T <sub>SCYC</sub>	Clock cycle (Write)	20		ns	-
	T <sub>SCYC</sub>	Clock cycle (Read)	300		ns	
	T <sub>SCH</sub>	Clock "H" pulse width (Write)	9		ns	
	T <sub>SCH</sub>	Clock "H" pulse width (Read)	140		ns	
	T <sub>SCL</sub>	Clock "L" pulse width (Write)	9		ns	
	T <sub>SCL</sub>	Clock "L" pulse width (Read)	140		ns	
	T <sub>Scr</sub>	Clock rise time		2	ns	
	T <sub>Scf</sub>	Clock fall time		2	ns	
CSX	T <sub>CSU</sub>	Chip select setup time	10		ns	-
	T <sub>CH</sub>	Chip select hold time	10		ns	
SDI (SDA)	T <sub>SISU</sub>	Data input setup time	5		ns	-
	T <sub>SIH</sub>	Data input hold time	5		ns	
SDO (SDA)	T <sub>SOD</sub>	Data output setup time		120	ns	-
	T <sub>SOH</sub>	Data output hold time	5		ns	

Note: Logic high and low levels are specified as 20% and 80% of VDDI for Input signals.


Note: Ta = -30 to 70 °C, VDDI=1.65V to 1.95V, VDD=2.7V to 3.6V, GND=0V

## 8.6.2 DSI Timing Characteristics

### HS Data Transmission Burst




### HS clock transmission




Timing Parameters:

Parameter	Description	Min	Typ	Max	Unit
$T_{CLK-POST}$	Time that the transmitter continues to send HS clock after the last associated Data Lane has transitioned to LP Mode. Interval is defined as the period from the end of $T_{HS-TRAIL}$ to the beginning of $T_{CLK-TRAIL}$ .	60ns + 52*UI			ns
$T_{CLK-TRAIL}$	Time that the transmitter drives the HS-0 state after the last payload clock bit of a HS transmission burst.	60			ns
$T_{HS-EXIT}$	Time that the transmitter drives LP-11 following a HS burst.	<b>300</b>			ns
$T_{CLK-TERM-EN}$	Time for the Clock Lane receiver to enable the HS line termination, starting from the time point when Dn crosses $V_{IL,MAX}$ .	Time for Dn to reach $V_{TERM-EN}$		38	ns
$T_{CLK-PREPARE}$	Time that the transmitter drives the Clock Lane LP-00 Line state immediately before the HS-0 Line state starting the HS transmission.	38		95	ns
$T_{CLK-PRE}$	Time that the HS clock shall be driven by the transmitter prior to any associated Data Lane beginning the transition from LP to HS mode.	8			UI
$T_{CLK-PREPARE} + T_{CLK-ZERO}$	$T_{CLK-PREPARE}$ + time that the transmitter drives the HS-0 state prior to starting the Clock.	300			ns
$T_{D-TERM-EN}$	Time for the Data Lane receiver to enable the HS line termination, starting from the time point when Dn crosses $V_{IL,MAX}$ .	Time for Dn to reach $V_{TERM-EN}$		35 ns +4*UI	
$T_{HS-PREPARE}$	Time that the transmitter drives the Data Lane LP-00 Line state immediately before the HS-0 Line state starting the HS transmission	40ns + 4*UI		85 ns + 6*UI	ns
$T_{HS-PREPARE} + T_{HS-ZERO}$	<b><math>T_{HS-PREPARE} +</math> time that the transmitter drives the HS-0 state prior to transmitting the Sync sequence.</b>	<b>145ns + 10*UI</b>			<b>ns</b>
$T_{HS-TRAIL}$	Time that the transmitter drives the flipped differential state after last payload data bit of a HS transmission burst	60ns + 4*UI			ns

## Turnaround Procedure



Bus turnaround (BAT) from MPU to display module timing



Bus turnaround (BAT) from display module to MPU timing

## Low Power Mode :


Parameter	Description	Min	Typ	Max	Unit	Notes
$T_{LPX(M)}$	Transmitted length of any Low-Power state period of MCU to display module	50		150	ns	1,2
$T_{TA-SURE(M)}$	Time that the display module waits after the LP-10 state before transmitting the Bridge state (LP-00) during a Link Turnaround.	$T_{LPX(M)}$		$2*T_{LPX(M)}$	ns	2
$T_{LPX(D)}$	Transmitted length of any Low-Power state period of display module to MCU	50		150	ns	1,2
$T_{TA-GET(D)}$	Time that the display module drives the Bridge state (LP-00) after accepting control during a Link Turnaround.		$5*T_{LPX(D)}$		ns	2
$T_{TA-GO(D)}$	Time that the display module drives the Bridge state (LP-00) before releasing control during a Link Turnaround.		$4*T_{LPX(D)}$		ns	2
$T_{TA-SURE(D)}$	Time that the MPU waits after the LP-10 state before transmitting the Bridge state (LP-00) during a Link Turnaround.	$T_{LPX(D)}$		$2*T_{LPX(D)}$	ns	2

## NOTE:

1.  $T_{LPX}$  is an internal state machine timing reference. Externally measured values may differ slightly from the specified values due to asymmetrical rise and fall times.

2. Transmitter-specific parameter

### 8.6.3 Reset Timing



Reset input timing:

VDDI=1.65 to 1.95V, VDD=2.7 to 3.6V, AGND=DGND=0V, Ta=-40 to 85°C

Symbol	Parameter	Related Pins	MIN	TYP	MAX	Note	Unit
$t_{RESW}$	*1) Reset low pulse width	RESX	10	-	-	-	μs
$t_{REST}$	*2) Reset complete time	-	-	-	5	When reset applied during Sleep in mode	ms
		-	-	-	120	When reset applied during Sleep out mode	ms


Note 1) Spike due to an electrostatic discharge on RESX line does not cause irregular system reset according to the table below.

RESX Pulse	Action
Shorter than 5μs	Reset Rejected
Longer than 10μs	Reset
Between 5μs and 10μs	Reset starts (It depends on voltage and temperature condition.)

Note 2. During the resetting period, the display will be blanked (The display is entering blanking sequence, which maximum time is 120 ms, when Reset Starts in Sleep Out -mode. The display remains the blank state in Sleep In -mode) and then return to Default condition for H/W reset.

Note 3. During Reset Complete Time, data in OTP will be latched to internal register during this period. This loading is done every time when there is H/W reset complete time ( $t_{REST}$ ) within 5ms after a rising edge of RESX.

Note 4. Spike Rejection also applies during a valid reset pulse as shown below:



Note 5. It is necessary to wait 5msec after releasing RESX before sending commands. Also Sleep Out command cannot be sent for 120msec.