64Mx72 DDR SDRAM FEATURES

- Data rate = 200, 250, 266 and 333Mbs
- Package:
 - · 219 Plastic Ball Grid Array (PBGA), 25 x 32mm
- 2.5V ±0.2V core power supply
- 2.5V I/O (SSTL 2 compatible)
- Differential clock inputs (CK and CK#)
- Commands entered on each positive CK edge
- Internal pipelined double-data-rate (DDR) architecture; two data accesses per clock cycle
- Programmable Burst length: 2,4 or 8
- Bidirectional data strobe (DQS) transmitted/ received with data, i.e., source-synchronous data capture (one per byte)
- DQS edge-aligned with data for READs; centeraligned with data for WRITEs
- HAULDLL to align DQ and DQS transitions with CK
- Four internal banks for concurrent operation
- Data mask (DM) pins for masking write data (one per byte)
- Programmable IOL/IOH option
- Auto precharge option
- Auto Refresh and Self Refresh Modes
- Commercial, Industrial and Military TemperatureRanges
- Organized as 64M x 72
- Weight: W3E64M72S-XBX 4.5 grams typical

BENEFITS

- 66% Space Savings vs. TSOP
- Reduced part count
- 55% I/O reduction vs TSOP
- Reduced trace lengths for lower parasitic capacitance
- Suitable for hi-reliability applications
- Laminate interposer for optimum TCE match

GENERAL DESCRIPTION

The 512MByte (4Gb) DDR SDRAM is a high-speed CMOS, dynamic random-access, memory using 9 chips containing 536,870,912 bits. Each chip is internally configured as a quad-bank DRAM.


The 512MB DDR SDRAM uses a double data rate architecture to achieve high-speed operation. The double data rate architecture is essentially a 2n-prefetch architecture with an interface designed to transfer two data words per clock cycle at the I/O pins. A single read or write access for the 512MB DDR SDRAM effectively consists of a single 2n-bit wide, one-clock-cycle data tansfer at the internal DRAM core and two corresponding n-bit wide, one-half-clock-cycle data transfers at the I/O pins.

A bi-directional data strobe (DQS) is transmitted externally, along with data, for use in data capture at the receiver.strobe transmitted by the DDR SDRAM during READs and by the memory contoller during WRITEs. DQS is edge-aligned with data for READs and center-aligned with data for WRITEs. Each chip has two data strobes, one for the lower byte and one for the upper byte.

The 512MB DDR SDRAM operates from a differential clock (CK and CK#); the crossing of CK going HIGH and CK# going LOW will be referred to as the positive edge of CK. Commands (address and control signals) are registered at every positive edge of CK. Input data is registered on both edges of DQS, and output data is referenced to both edges of DQS, as well as to both edges of CK.

^{*} This product is under development, is not qualified or characterized and is subject to change or cancellation without notice.

DENSITY COMPARISONS



Read and write accesses to the DDR SDRAM are burst oriented; accesses start at a selected location and continue for a programmed number of locations in a programmed sequence. Accesses begin with the registration of an ACTIVE command, which is then followed by a READ or WRITE command. The address bits registered coincident with the ACTIVE command are used to select the bank and row to be accessed. The address bits registered coincident with the READ or WRITE command are used to select the bank and the starting column location for the burst access.

The DDR SDRAM provides for programmable READ or WRITE burst lengths of 2, 4, or 8 locations. An auto precharge function may be enabled to provide a self-timed row precharge that is initiated at the end of the burst access.

The pipelined, multibank architecture of DDR SDRAMs allows for concurrent operation, thereby providing high effective bandwidth by hiding row precharge and activation time.

An auto refresh mode is provided, along with a power-

saving power-down mode. All inputs are compatible with the Jedec Standard for SSTL_2. All full drive options outputs are SSTL_2, Class II compatible.

FUNCTIONAL DESCRIPTION

Read and write accesses to the DDR SDRAM are burst oriented; accesses start at a selected location and continue for a programmed number of locations in a programmed sequence. Accesses begin with the registration of an ACTIVE command which is then followed by a READ or WRITE command. The address bits registered coincident with the ACTIVE command are used to select the bank and row to be accessed (BA0 and BA1 select the bank, A0-12 select the row). The address bits registered coincident with the READ or WRITE command are used to select the starting column location for the burst access.

Prior to normal operation, the DDR SDRAM must be initialized. The following sections provide detailed information covering device initialization, register definition, command descriptions and device operation.




FIGURE 1 - PIN CONFIGURATION

Top View

	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16
Α		DQ0	DQ14	DQ15	Vss	Vss	(A9)	(A10)	(A11)	(A8)	Vccq	Vccq	DQ16	DQ17	DQ31	V _{SS}
В	DQ1	(DQ2)	DQ12	DQ13	V_{SS}	Vss	(A0)	(A7)	(A6)	(A1)	Vcc	Vcc	DQ18	DQ19	DQ29	DQ30
С	DQ3	DQ4	DQ10	(DQ11)	Vcc	Vcc	(A2)	(A5)	(A4)	(A3)	Vss	Vss	DQ20	DQ21	DQ27	DQ28
D	DQ6	DQ5	DQ8	DQ9	Vccq	Vccq	(A12)	DNU	DNU	DNU	Vss	Vss	DQ22	DQ23	DQ26	DQ25
Ε	DQ7	(DQML0)	$\boxed{\text{V}_{\text{CC}}}$	(DQMH0)	(DQSH3)	DQSL0	DQSH0	BAO	(BA1)	(DQSL1)	(DQSH1)	VREF	(DQML1)	$\boxed{V_{\text{SS}}}$	NC	DQ24
F	CAS0#	WE0#	Vcc	CLKO	DQSL3							RAS1#	WE1#	Vss	(DQMH1)	(CLK1)
G	CS0#	RAS0#	Vcc	CKEO	CLK0#							CAS1#	CS1#	Vss	CLK1#	(CKE1)
Н	Vss	$\boxed{\text{V}_{SS}}$	Vcc	Vocq	$\boxed{V_{SS}}$							Vcc	$\boxed{\text{V}_{SS}}$	Vss	$\boxed{V_{\text{CCQ}}}$	Vcc
J	Vss	Vss	Vcc	Vocq	Vss							Vcc	Vss	Vss	Vccq	Vcc
K	CLK3#	(CKE3)	Vcc	CS3#	DQSL4							CLK2#	(CKE2)	Vss	RAS2#	CS2#
L	NC	(CLK3)	Vcc	CAS3#	RAS3#							(DQSL2)	(CLK2)	Vss	WE2#	CAS2#)
M	DQ56	(DQMH3)	Vcc	WE3#	(DQML3)	CKE4	NC	CLK4	CAS4#	WE4#	RAS4#	CS4#	(DQMH2)	Vss	DQML2	DQ39
Ν	DQ57	DQ58	DQ55	DQ54	NC	CLK4#	NC	NC	DQ71	DQ70	DQML4	DQSH2	(DQ41)	DQ40	DQ37	DQ38
Р	DQ60	DQ59	DQ53	(DQ52)	$\boxed{V_{SS}}$	$\boxed{V_{\text{SS}}}$	NC	NC	DQ69	DQ68	Vcc	Vcc	DQ43	DQ42	DQ36	DQ35
R	DQ62	DQ61	DQ51	(DQ50)	$\bigvee_{V_{CC}}$	Vcc	NC	NC	DQ67	DQ66	$\sqrt{V_{SS}}$	$\boxed{V_{SS}}$	DQ45	DQ44	DQ34	DQ33
T	Vss	DQ63	DQ49	DQ48	Vccq	Vccq	NC	NC	DQ65	DQ64	Vss	Vss	DQ47	DQ46	DQ32	Vcc

NOTE: DNU = Do Not Use.

FIGURE 2 - FUNCTIONAL BLOCK DIAGRAM



White Electronic Designs Corp. reserves the right to change products or specifications without notice.

INITIALIZATION

DDR SDRAMs must be powered up and initialized in a predefined manner. Operational procedures other than those specified may result in undefined operation. Power must first be applied to Vcc and Vccq simultaneously, and then to VREF (and to the system VTT). VTT must be applied after VCCQ to avoid device latch-up, which may cause permanent damage to the device. VREF can be applied any time after Vccq but is expected to be nominally coincident with V_{TT}. Except for CKE, inputs are not recognized as valid until after VREF is applied. CKE is an SSTL 2 input but will detect an LVCMOS LOW level after Vcc is applied. After CKE passes through VIH, it will transition to an SSTL 2 signal and remain as such until power is cycled. Maintaining an LVCMOS LOW level on CKE during powerup is required to ensure that the DQ and DQS outputs will be in the High-Z state, where they will remain until driven in normal operation (by a read access). After all power supply and reference voltages are stable, and the clock is stable, the DDR SDRAM requires a 200µs delay prior to applying an executable command.

Once the 200µs delay has been satisfied, a DESELECT or NOP command should be applied, and CKE should be brought HIGH. Following the NOP command, a PRECHARGE ALL command should be applied. Next a LOAD MODE REGISTER command should be issued for the extended mode register (BA1 LOW and BA0 HIGH) to enable the D_{LL}, followed by another LOAD MODE REGISTER command to the mode register (BA0/BA1 both LOW) to reset the D_{LL} and to program the operating parameters. Two-hundred clock cycles are required between the DLL reset and any READ command. A PRECHARGE ALL command should then be applied, placing the device in the all banks idle state.

Once in the idle state, two AUTO REFRESH cycles must be performed (trec must be satisfied.) Additionally, a LOAD MODE REGISTER command for the mode register with the reset DLL bit deactivated (i.e., to program operating parameters without resetting the DLL) is required. Following these requirements, the DDR SDRAM is ready for normal operation.

REGISTER DEFINITION

MODE REGISTER

The Mode Register is used to define the specific mode of operation of the DDR SDRAM. This definition includes the selection of a burst length, a burst type, a CAS latency, and an operating mode, as shown in Figure 3. The Mode Register is programmed via the MODE REGISTER SET command (with BAO = 0 and BA1 = 0) and will retain the stored information until it is programmed again or the device loses power. (Except for bit A8 which is self clearing).

Reprogramming the mode register will not alter the contents of the memory, provided it is performed correctly. The Mode Register must be loaded (reloaded) when all banks are idle and no bursts are in progress, and the controller must wait the specified time before initiating the subsequent operation. Violating either of these requirements will result in unspecified operation.

Mode register bits A0-A2 specify the burst length, A3 specifies the type of burst (sequential or interleaved), A4-A6 specify the CAS latency, and A7-A12 specify the operating mode.

BURST LENGTH

Read and write accesses to the DDR SDRAM are burst oriented, with the burst length being programmable, as shown in Figure 3. The burst length determines the maximum number of column locations that can be accessed for a given READ or WRITE command. Burst lengths of 2, 4 or 8 locations are available for both the sequential and the interleaved burst types.

Reserved states should not be used, as unknown operation or incompatibility with future versions may result.

When a READ or WRITE command is issued, a block of columns equal to the burst length is effectively selected. All accesses for that burst take place within this block, meaning that the burst will wrap within the block if a boundary is reached. The block is uniquely selected by A1-Ai when the burst length is set to two; by A2-Ai when the burst length is set to four (where Ai is the most significant column address for a given configuration); and by A3-Ai when the burst length is set to eight. The remaining (least significant) address bit(s) is (are) used to select the starting location within the block. The programmed burst length applies to both READ and WRITE bursts.

BURST TYPE

Accesses within a given burst may be programmed to be either sequential or interleaved; this is referred to as the burst type and is selected via bit M3.

The ordering of accesses within a burst is determined by the burst length, the burst type and the starting column address, as shown in Table 1.

READ LATENCY

The READ latency is the delay, in clock cycles, between the registration of a READ command and the availability of the first bit of output data. The latency can be set to 2, 2.5, or 3 clocks.

If a READ command is registered at clock edge n, and the latency is m clocks, the data will be available by clock edge n+m. Table 2 below indicates the operating frequencies at which each CAS latency setting can be used.

Reserved states should not be used as unknown operation or incompatibility with future versions may result.

OPERATING MODE

The normal operating mode is selected by issuing a MODE REGISTER SET command with bits A7-A12 each set to zero, and bits A0-A6 set to the desired values. A DLL reset is initiated by issuing a MODE REGISTER SET command with bits A7 and A9-A12 each set to zero, bit A8 set to one, and bits A0-A6 set to the desired values. Although not required, JEDEC specifications recommend when a LOAD MODE REGISTER command is issued to reset the DLL, it should always be followed by a LOAD MODE REGISTER command to select normal operating mode.

All other combinations of values for A7-A12 are reserved for future use and/or test modes. Test modes and reserved states should not be used because unknown operation or incompatibility with future versions may result.

EXTENDED MODE REGISTER

The extended mode register controls functions beyond those controlled by the mode register; these additional functions are DLL enable/disable, output drive strength, and QFC. These functions are controlled via the bits shown in Figure 5. The extended mode register is programmed

via the LOAD MODE REGISTER command to the mode register (with BA0 = 1 and BA1 = 0) and will retain the stored information until it is programmed again or the device loses power. The enabling of the DLL should always be followed by a LOAD MODE REGISTER command to the mode register (BA0/BA1 both LOW) to reset the DLL.

The extended mode register must be loaded when all banks are idle and no bursts are in progress, and the controller must wait the specified time before initiating any subsequent operation. Violating either of these requirements could result in unspecified operation.

TABLE 2 - CAS LATENCY

	ALLOWABLE	ALLOWABLE OPERATING FREQUENCY (MHz)									
SPEED	CAS LATENCY = 2	CAS LATENCY = 2 CAS LATENCY = 2.5 CAS L									
-200	≤ 75	≤ 100	_								
-250	≤ 100	≤ 125	_								
-266	≤ 100	≤ 133	_								
-333*	≤ 100	≤ 133/≤ 166	≤ 166								

^{*} For 333Mbs operation of Industrial and commercial temperatures CL = 2.5, at Military temperature CL = 3.

OUTPUT DRIVE STRENGTH

The normal full drive strength for all outputs are specified to be SSTL2, Class II.

DLL ENABLE/DISABLE

When the part is running without the DLL enabled, device functionality may be altered. The DLL must be enabled for normal operation. DLL enable is required during power-up initialization and upon returning to normal operation after having disabled the DLL for the purpose of debug or evaluation. (When the device exits self refresh mode, the DLL is enabled automatically.) Any time the DLL is enabled, 200 clock cycles with CKE high must occur before a READ command can be issued.

COMMANDS

The Truth Table provides a quick reference of available commands. This is followed by a written description of each command.

DESELECT

The DESELECT function (CS# High) prevents new commands from being executed by the DDR SDRAM. The SDRAM is effectively deselected. Operations already in progress are not affected.

NO OPERATION (NOP)

The NO OPERATION (NOP) command is used to perform a NOP to the selected DDR SDRAM (CS# is LOW while RAS#, CAS#, and WE# are high). This prevents unwanted commands from being registered during idle or wait states. Operations already in progress are not affected.

LOAD MODE REGISTER

The Mode Registers are loaded via inputs A0-12. The LOAD MODE REGISTER command can only be issued when all banks are idle, and a subsequent executable command cannot be issued until tMRD is met.

ACTIVE

The ACTIVE command is used to open (or activate) a row in a particular bank for a subsequent access. The value on the BA0, BA1 inputs selects the bank, and the address provided on inputs A0-12 selects the row. This row remains active (or open) for accesses until a PRECHARGE command is issued to that bank. A PRECHARGE command must be issued before opening a different row in the same bank.

READ

The READ command is used to initiate a burst read access to an active row. The value on the BA0, BA1 inputs selects the bank, and the address provided on inputs A0-9, 11 selects the starting column location. The value on input A10 determines whether or not AUTO PRECHARGE is used. If AUTO PRECHARGE is selected, the row being accessed will be precharged at the end of the READ burst; if AUTO PRECHARGE is not selected, the row will remain open for subsequent accesses.

WRITE

The WRITE command is used to initiate a burst write access to an active row. The value on the BA0, BA1 inputs selects the bank, and the address provided on inputs A0-9, 11 selects the starting column location. The value on input A10 determines whether or not AUTO PRECHARGE is used. If AUTO PRECHARGE is selected. the row being accessed will be precharged at the end of the WRITE burst; if AUTO PRECHARGE is not selected, the row will remain open for subsequent accesses. Input data appearing on the DQ is written to the memory array subject to the DQM input logic level appearing coincident with the data. If a given DQM signal is registered LOW, the corresponding data will be written to memory; if the DQM signal is registered HIGH, the corresponding data inputs will be ignored, and a WRITE will not be executed to that byte/column location.


PRECHARGE

The PRECHARGE command is used to deactivate the open row in a particular bank or the open row in all banks. The bank(s) will be available for a subsequent row access a specified time (tRP) after the PRECHARGE command is issued. Except in the case of concurrent auto precharge, where a READ or WRITE command to a different bank is allowed as long as it does not interrupt the data transfer in the current bank and does not violate any other timing parameters. Input A10 determines whether one or all banks are to be precharged, and in the case where only one bank is to be precharged, inputs BA0, BA1 select the bank. Otherwise BA0, BA1 are treated as "Don't Care." Once a bank has been precharged, it is in the idle state and must be activated prior to any READ or WRITE commands being issued to that bank. A PRECHARGE command will be treated as a NOP if there is no open row in that bank (idle state), or if the previously open row is already in the process of precharging.

AUTO PRECHARGE

AUTO PRECHARGE is a feature which performs the same individual-bank PRECHARGE function described above, but without requiring an explicit command. This is accomplished by using A10 to enable AUTO PRECHARGE in conjunction with a specific READ or WRITE command. A precharge of the bank/row that is addressed with the READ or WRITE command is automatically performed upon completion of the READ or WRITE burst. AUTO

FIGURE 3 – MODE REGISTER DEFINITION



PRECHARGE is nonpersistent in that it is either enabled or disabled for each individual READ or WRITE command. The device supports concurrent auto precharge if the command to the other bank does not interrupt the data transfer to the current bank.

AUTO PRECHARGE ensures that the precharge is initiated at the earliest valid stage within a burst. This "earliest valid stage" is determined as if an explicit precharge command was issued at the earliest possible time, without violating t_{RAS} (MIN). The user must not issue another command to the same bank until the precharge time (t_{RP}) is completed.

BURST TERMINATE

The BURST TERMINATE command is used to truncate READ bursts (with auto precharge disabled). The most

TABLE 1 - BURST DEFINITION

Burst	Star	ting Col	lumn	Order of Accesses Within a Burst						
Length		Address	5	Type = Sequential	Type = Interleaved					
			A0							
2			0	0-1	0-1					
			1	1-0	1-0					
		A1	A0							
	0			0-1-2-3	0-1-2-3					
4	0 1			1-2-3-0	1-0-3-2					
		1	0	2-3-0-1	2-3-0-1					
		1	1	3-0-1-2	3-2-1-0					
	A2	A1	A0							
	0	0	0	0-1-2-3-4-5-6-7	0-1-2-3-4-5-6-7					
	0	0	1	1-2-3-4-5-6-7-0	1-0-3-2-5-4-7-6					
	0	1	0	2-3-4-5-6-7-0-1	2-3-0-1-6-7-4-5					
8	0	1	1	3-4-5-6-7-0-1-2	3-2-1-0-7-6-5-4					
	1	0	0	4-5-6-7-0-1-2-3	4-5-6-7-0-1-2-3					
	1	0	1	5-6-7-0-1-2-3-4	5-4-7-6-1-0-3-2					
	1	1	0	6-7-0-1-2-3-4-5	6-7-4-5-2-3-0-1					
	1	1	1	7-0-1-2-3-4-5-6	7-6-5-4-3-2-1-0					

NOTES:

- For a burst length of two, A1-Ai select two-data-element block; A0 selects the starting column within the block.
- For a burst length of four, A2-Ai select four-data-element block; A0-1 select the starting column within the block.
- For a burst length of eight, A3-Ai select eight-data-element block; A0-2 select the starting column within the block.
- Whenever a boundary of the block is reached within a given sequence above, the following access wraps within the block.

recently registered READ command prior to the BURST TERMINATE command will be truncated. The open page which the READ burst was terminated from remains open.


AUTO REFRESH

AUTO REFRESH is used during normal operation of the DDR SDRAM and is analogous to CAS-BEFORE-RAS (CBR) REFRESH in conventional DRAMs. This command is nonpersistent, so it must be issued each time a refresh is required. All banks must be idle before an AUTO REFRESH command is issued.

The addressing is generated by the internal refresh controller. This makes the address bits "Don't Care"



FIGURE 4 - CAS LATENCY



during an AUTO REFRESH command, Each DDR SDRAM requires AUTO REFRESH cycles at an average interval of 7.8125µs (maximum).


To allow for improved efficiency in scheduling and switching between tasks, some flexibility in the absolute refresh interval is provided. A maximum of eight AUTO REFRESH commands can be posted to any given DDR SDRAM, meaning that the maximum absolute interval between any AUTO REFRESH command and the next AUTO REFRESH command is 9 x 7.8125µs (70.3µs). This maximum absolute interval is to allow future support for DLL updates internal to the DDR SDRAM to be restricted to AUTO REFRESH cycles, without allowing excessive drift in tAC between updates.

Although not a JEDEC requirement, to provide for future functionality features, CKE must be active (High) during the AUTO REFRESH period. The AUTO REFRESH period begins when the AUTO REFRESH command is registered and ends trec later.

SFLF RFFRFSH*

The SELF REFRESH command can be used to retain data in the DDR SDRAM, even if the rest of the system is

FIGURE 5 – EXTENDED MODE REGISTER **DEFINITION**



powered down. When in the self refresh mode, the DDR SDRAM retains data without external clocking. The SELF REFRESH command is initiated like an AUTO REFRESH command except CKE is disabled (LOW). The DLL is automatically disabled upon entering SELF REFRESH and is automatically enabled upon exiting SELF REFRESH (A DLL reset and 200 clock cycles must then occur before a READ command can be issued). Input signals except CKE are "Don't Care" during SELF REFRESH. VREF voltage is also required for the full duration of SELF REFRESH.

The procedure for exiting self refresh requires a sequence of commands. First, CK and CK# must be stable prior to CKE going back HIGH. Once CKE is HIGH, the DDR SDRAM must have NOP commands issued for txsnr, because time is required for the completion of any internal refresh in progress.

A simple algorithm for meeting both refresh and DLL requirements is to apply NOPs for txsnR time, then a DLL Reset and NOPs for 200 additional clock cycles before applying any other command.

White Electronic Designs Corp. reserves the right to change products or specifications without notice

^{*} Self refresh available in commercial and industrial temperatures only.



TRUTH TABLE - COMMANDS (NOTE 1)

NAME (FUNCTION)	CS#	RAS#	CAS#	WE#	ADDR
DESELECT (NOP) (9)	Н	Х	Х	Х	X
NO OPERATION (NOP) (9)	L	Н	Н	Н	X
ACTIVE (Select bank and activate row) (3)	L	L	Н	Н	Bank/Row
READ (Select bank and column, and start READ burst) (4)	L	Н	L	Н	Bank/Col
WRITE (Select bank and column, and start WRITE burst) (4)	L	Н	L	L	Bank/Col
BURST TERMINATE (8)	L	Н	Н	L	Х
PRECHARGE (Deactivate row in bank or banks) (5)	L	L	Н	L	Code
AUTO REFRESH or SELF REFRESH (Enter self refresh mode) (6, 7)	L	L	L	Н	Х
LOAD MODE REGISTER (2)	L	L	L	L	Op-Code

TRUTH TABLE - DM OPERATION

NAME (FUNCTION)	DM	DQs
WRITE ENABLE (10)	L	Valid
WRITE INHIBIT (10)	Н	Х

NOTES:

- 1. CKE is HIGH for all commands shown except SELF REFRESH.
- A0-12 define the op-code to be written to the selected Mode Register. BA0, BA1 select either the mode register (0, 0) or the extended mode register (1, 0).
- 3. A0-12 provide row address, and BA0, BA1 provide bank address.
- A0-9, 11 provide column address; A10 HIGH enables the auto precharge feature (non persistent), while A10 LOW disables the auto precharge feature; BA0, BA1 provide bank address.
- A10 LOW: BA0, BA1 determine the bank being precharged. A10 HIGH: All banks precharged and BA0, BA1 are "Don't Care."
- This command is AUTO REFRESH if CKE is HIGH; SELF REFRESH if CKE is LOW.
- Internal refresh counter controls row addressing; all inputs and I/Os are "Don't Care" except for CKE.
- Applies only to read bursts with auto precharge disabled; this command is undefined (and should not be used) for READ bursts with auto precharge enabled and for WRITE bursts.
- 9. DESELECT and NOP are functionally interchangeable.
- 10. Used to mask write data; provided coincident with the corresponding data.



ABSOLUTE MAXIMUM RATINGS

Parameter		Unit
Voltage on Vcc, Vccq Supply relative to Vss	-1 to 3.6	V
Voltage on I/O pins relative to Vss	-0.5V to Vccq +0.5V	V
Operating Temperature T _A (Mil)	-55 to +125	°C
Operating Temperature T _A (Ind)	-40 to +85	°C
Operating Temperature T _A (Com)	-0 to +70	°C
Storage Temperature, Plastic	-55 to +125	°C
Maximum Junction Temperature	125	°C

NOTE: Stress greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions greater than those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

CAPACITANCE (NOTE 13)

Parameter	Symbol	Max	Unit
Input Capacitance: CK/CK#	C _{l1}	TBD	pF
Addresses, BA ₀₋₁ Input Capacitance	CA	TBD	pF
Input Capacitance: All other input-only pins	C ₁₂	TBD	pF
Input/Output Capacitance: I/Os	Сю	TBD	pF

BGA THERMAL RESISTANCE

Description	Symbol	Max	Units	Notes
Junction to Ambient (No Airflow)	Theta JA	TBD	°C/W	1
Junction to Ball	Theta JB	TBD	°C/W	1
Junction to Case (Top)	Theta JC	TBD	°C/W	1

Refer to "PBGA Thermal Resistance Correlation" (Application Note) at www.wedc.com in the application notes section for modeling conditions.



DC ELECTRICAL CHARACTERISTICS AND OPERATING CONDITIONS (NOTES 1-5, 16)

 V_{CC} , $V_{CCQ} = +2.5V \pm 0.2V$; $-55^{\circ}C \le T_{A} \le +125^{\circ}C$

Parameter/Condition	Symbol	Min	Max	Units
Supply Voltage (36, 41)	Vcc	2.3	2.7	V
I/O Supply Voltage (36, 41, 44)	Vccq	2.3	2.7	V
Input Leakage Current: Any one input 0V ≤ V _{IN} ≤ V _{CC} (All other pins not under test = 0V)	II	-2	2	μΑ
Input Leakage Address Current (All other pins not under test = 0V)	II	-18	18	μΑ
Output Leakage Current: I/Os are disabled; 0V ≤ V _{OUT} ≤ V _{CCQ}	loz	-5	5	μA
Output Levels: Full drive option (37, 39) High Current ($V_{OU}T = V_{CQQ} - 0.373V$, minimum V_{REF} , minimum V_{TT})	Іон	-12	-	mA
Low Current (Vout = 0.373V, maximum V _{RE} F, maximum V _{TT})	loL	12	-	mA
I/O Reference Voltage (6,44)	V _{REF}	0.49 x Vccq	0.51 x Vccq	V
I/O Termination Voltage (7, 44)	Vтт	VREF - 0.04	V _{REF} + 0.04	V

AC INPUT OPERATING CONDITIONS

 V_{CC} , $V_{CCQ} = +2.5V \pm 0.2V$; $-55^{\circ}C \le T_{A} \le +125^{\circ}C$

Parameter/Condition	Symbol	Min	Max	Units
Input High (Logic 1) Voltage	ViH	V _{REF} +0.500	_	V
Input Low (Logic 0) Voltage	VIL	_	V _{REF} -0.500	V

Icc SPECIFICATIONS AND CONDITIONS (NOTES 1-5, 10, 12, 14, 46)

 V_{CC} , $V_{CCQ} = +2.5V \pm 0.2V$; $-55^{\circ}C \le T_{A} \le +125^{\circ}C$

				Max		
Parameter/Condition		Symbol	333Mbs	250Mbs/ 266Mbs	200Mbs	Units
OPERATING CURRENT: One bank; Active-Precharge; $t_{RC} = t_{RC}$ (MIN); $t_{CK} = t_{RC}$ inputs changing once per clock cyle; Address and control inputs changing or 47)	Icco	1,170	1,170	1,035	mA	
OPERATING CURRENT: One bank; Active-Read-Precharge; Burst = 2; translour = 0mA; Address and control inputs changing once per clock cycle (22,	, ,,	Icc1	1,440	1,440	1,305	mA
PRECHARGE POWER-DOWN STANDBY CURRENT: All banks idle; Pow (MIN); CKE = LOW; (23, 32, 49)	Ісс2Р	45	45	45	mA	
IDLE STANDBY CURRENT: CS = HIGH; All banks idle; tck = tck (MIN); CKE control inputs changing once per clock cycle. Vin = VREF for DQ, DQS, and D	Icc2F	405	405	360	mA	
ACTIVE POWER-DOWN STANDBY CURRENT: One bank active; Power-CKE = LOW (23, 32, 49)	down mode; tck = tck (MIN);	Іссзр	315	315	270	mA
ACTIVE STANDBY CURRENT: CS = HIGH; CKE = HIGH; One bank; Acti (MAX); $t_{CK} = t_{CK}$ (MIN); DQ, DM, and DQS inputs changing twice per clock control inputs changing once per clock cycle (22)	0 /	Іссзи	450	450	405	mA
OPERATING CURRENT: Burst = 2; Reads; Continuous burst; One bank actinputs changing once per clock cycle; $t_{CK} = t_{CK}$ (MIN); $t_{OUT} = 0$ mA (22, 47)	tive; Address and control	ICC4R	1,485	1,485	1,305	mA
OPERATING CURRENT: Burst = 2; Writes; Continuous burst; One bank act inputs changing once per clock cycle; $t_{CK} = t_{CK}$ (MIN); DQ, DM, and DQS inp cycle (22)	,	Icc4W	1,755	1,440	1,215	mA
AUTO REFRESH CURRENT	trefc = trc (MIN) (49)	Icc5	2,610	2,610	2,520	mA
	trefc = 7.8125µs (27, 49)	(27, 49) ICC5A 90		90	90	mA
SELF REFRESH CURRENT: CKE 0.2V	Standard (11)	Icc6	45	45	45	mA
OPERATING CURRENT: Four bank interleaving READs (BL=4) with auto pretck (MIN); Address and control inputs change only during Active READ or WRI	0 / 1 // //	Icc7	3,645	3,645	3,510	mA



ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CHARACTERISTICS

Notes 1-5, 14-17, 33

		NOIGS	1-5, 14-1	1, 33							
			(!	CL3/CL2.5 53)		s CL2.5 CL2		s CL2.5 bs CL2		s CL2.5 bs CL2	
				s CL2.5							
Parameter Association of DOs from OK/OK#		Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Units
Access window of DQs from CK/CK#		tac	-0.70	+0.70	-0.75	+0.75	-0.8	+0.8	-0.8	+0.8	ns
CK high-level width (30)		tсн	0.45	0.55	0.45	0.55	0.45	0.55	0.45	0.55	tck
CK low-level width (30)	01 0/45 50	tcL	0.45	0.55	0.45	0.55	0.45	0.55	0.45	0.55	tcĸ
Clock cycle time	CL = 3 (45, 51)	t _{CK} (3)	6	13							ns
	CL = 2.5 (45, 51)	tck (2.5)	7.5	13	7.5	13	8	13	10	13	ns
DO 100: (1.11)	CL = 2 (45, 51)	tcк (2)	10	13	10	13	10	13	13	15	ns
DQ and DM input hold time relative to DQS (26, 31)		t _{DH}	0.45		0.5		0.6		0.6		ns
DQ and DM input setup time relative to DQS (26, 31)		tos	0.45		0.5		0.6		0.6		ns
DQ and DM input pulse width (for each input) (31)		tDIPW	1.75		1.75	.0.75	2		2		ns
Access window of DQS from CK/CK#		togsck	-0.6	+0.6	-0.75	+0.75	-0.8	+0.8	-0.8	+0.8	ns
DQS input high pulse width		togsh	0.35		0.35		0.35		0.35		tcĸ
DQS input low pulse width		togsL	0.35		0.35		0.35		0.35		tck
DQS-DQ skew, DQS to last DQ valid, per group, per access	(25, 26)	togsg		0.45		0.5		0.6		0.6	ns
Write command to first DQS latching transition		togss	0.75	1.25	0.75	1.25	0.75	1.25	0.75	1.25	tcĸ
DQS falling edge to CK rising - setup time		toss	0.2	-	0.2		0.2		0.2	-	tcĸ
DQS falling edge from CK rising - hold time		tosh	0.2		0.2		0.2		0.2		tcĸ
Half clock period (34)		thp	tcH,tcL		tcH,tcL		tcH,tcL		tcH,tcL		ns
Data-out high-impedance window from CK/CK# (18, 42)		tHZ		+0.70		+0.75		+0.8		+0.8	ns
Data-out low-impedance window from CK/CK# (18, 42)		tız	-0.70		-0.75		-0.8		-0.8		ns
Address and control input hold time (fast slew rate)		t _{IHF}	0.75		0.90		1.1		1.1		ns
Address and control input setup time (fast slew rate)		tis _F	0.75		0.90		1.1		1.1		ns
Address and control input hold time (slow slew rate) (14)		tıн _S	0.8		1		1.1		1.1		ns
Address and control input setup time (slow slew rate) (14)		tiss	0.8		1		1.1		1.1		ns
LOAD MODE REGISTER command cycle time		t _{MRD}	12		15		16		16		ns
DQ-DQS hold, DQS to first DQ to go non-valid, per access (25, 26)	tqн	thp-tqns		thp-tqns		thp-tqns		thp-tqns		ns
Data hold skew factor		tqнs		0.55		0.75		1		1	ns
ACTIVE to PRECHARGE command (35)		tras	42	70,000	40	120,000	40	120,000	40	120,000	ns
ACTIVE to READ with Auto precharge command		trap	15		20		20		20		ns
ACTIVE to ACTIVE/AUTO REFRESH command period		t _{RC}	60		65		70		70		ns
AUTO REFRESH command period (49)		trrc	72		75		80		80		ns
ACTIVE to READ or WRITE delay		trco	15		20		20		20		ns
PRECHARGE command period		t _{RP}	15		20		20		20		ns
DQS read preamble (43)		trpre	0.9	1.1	0.9	1.1	0.9	1.1	0.9	1.1	tcĸ
DQS read postamble (43)		trpst	0.4	0.6	0.4	0.6	0.4	0.6	0.4	0.6	tcĸ
ACTIVE bank a to ACTIVE bank b command		trrd	12		15		15		15		ns
DQS write preamble		twpre	0.25		0.25		0.25		0.25		tcĸ
DQS write preamble setup time (20, 21)		twpres	0		0		0		0		ns
DQS write postamble (19)		twpst	0.4	0.6	0.4	0.6	0.4	0.6	0.4	0.6	tcĸ
Write recovery time		twr	15		15		15		15		ns
Internal WRITE to READ command delay		twr	1		1		1		1		tcĸ
Data valid output window (25)		na	tqн -	toqsq	taн -	togsa	taн -	togsa	taн -	togsq	ns
REFRESH to REFRESH command interval (23) (Commercial & Industrial only)		trefc		70.3		70.3		70.3		70.3	μs
REFRESH to REFRESH command interval (23) (Military ten		trefc		35		35		35		35.15	μs
Average periodic refresh interval (23) (Commercial & Industri	• • • • • • • • • • • • • • • • • • • •	trefi		7.8		7.8		7.8		7.8	μs
Average periodic refresh interval (23) (Military temperature of	••	trefi		3.9		3.9		3.9		3.9	μs
Terminating voltage delay to VDD		tvtp	0		0		0		0		ns
Exit SELF REFRESH to non-READ command		txsnr	75		75		80		80		ns
Exit SELF REFRESH to READ command		txsrd	200		200		200		200		tcĸ
LAIL SELF NET NEST TO NEAD COMMINANT		UXSRD	200		200		200		200		ICK

^{*} Self refresh available in commercial and industrial temperatures only.

White Electronic Designs Corp. reserves the right to change products or specifications without notice.

WHITE ELECTRONIC DESIGNS

ADVANCED

NOTES:

- 1. All voltages referenced to VSS.
- Tests for AC timing, Icc, and electrical AC and DC characteristics may be conducted at nominal reference/supply voltage levels, but the related specifications and device operation are guaranteed for the full voltage range specified.
- 3. Outputs measured with equivalent load:



- 4. AC timing and Icc tests may use a VIL-to-VIH swing of up to 1.5V in the test environment, but input timing is still referenced to VREF (or to the crossing point for CK/CK#), and parameter specifications are guaranteed for the specified AC input levels under normal use conditions. The minimum slew rate for the input signals used to test the device is 1V/ns in the range between VIL(AC) and VIH(AC).
- The AC and DC input level specifications are as defined in the SSTL_2 Standard (i.e., the receiver will effectively switch as a result of the signal crossing the AC input level, and will remain in that state as long as the signal does not ring back above [below] the DC input LOW [HIGH] level).
- 6. VREF is expected to equal Vcco2 of the transmitting device and to track variations in the DC level of the same. Peak-to-peak noise (noncommon mode) on VREF may not exceed ±2 percent of the DC value. Thus, from Vcco2, VREF is allowed ±25mV for DC error and an additional ±25mV for AC noise. This measurement is to be taken at the nearest VREF by-pass capacitor.
- VTT is not applied directly to the device. VTT is a system supply for signal termination resistors, is expected to be set equal to VREF and must track variations in the DC level of VREF.
- Vib is the magnitude of the difference between the input level on CK and the input level on CK#.
- The value of Vix and VMP are expected to equal Vccoz of the transmitting device and must track variations in the DC level of the same.
- Icc is dependent on output loading and cycle rates. Specified values are obtained with minimum cycle time with the outputs open.
- 11. Enables on-chip refresh and address counters.
- lcc specifications are tested after the device is properly initialized, and is averaged at the defined cycle rate.
- 13. This parameter is not tested but guaranteed by design. ta = 25°C, F= 1 MHz
- 14. For slew rates less than 1V/ns and greater than or equal to 0.5 V.ns. If the slew rate is less than 0.5V/ns, timing must be derated: tis has an additional 50 ps per each 100mV/ns reduction in slew rate from the 500mV/ns. til has 0ps added, that is, it remains constant. If the slew rate exceeds 4.5V/ns, functionality is uncertain.

- The CK/CK# input reference level (for timing referenced to CK/CK#) is the point at which CK# and CK# cross; the input reference level for signals other than CK/CK# is VRFF
- 16. Inputs are not recognized as valid until VREF stabilizes. Once initialized, including SELF REFRESH mode, VREF must be powered within specified range. Exception: during the period before VREF stabilizes, CKE ≤ 0.3 x Vccq is recognized as LOW.
- The output timing reference level, as measured at the timing reference point indicated in Note 3. is VTT.
- tHz and tLz transitions occur in the same access time windows as valid data transitions. These parameters are not referenced to a specific voltage level, but specify when the device output is no longer driving (HZ) or begins driving (LZ).
- The intent of the Don't Care state after completion of the postamble is the DQSdriven signal should either be high, low, or high-Z and that any signal transition within the input switching region must follow valid input requirements. That is, if DQS transitions high (above ViHDC(MIN)) then it must not transition low (below ViHDC) prior to toosH(MIN).
- This is not a device limit. The device will operate with a negative value, but system
 performance could be degraded due to bus turnaround.
- 21. It is recommended that DQS be valid (HIGH or LOW) on or before the WRITE command. The case shown (DQS going from High-Z to logic LOW) applies when no WRITEs were previously in progress on the bus. If a previous WRITE was in progress, DQS could be HIGH during this time, depending on tooss.
- 22. MIN (trc or trrc) for Icc measurements is the smallest multiple of tCK that meets the minimum absolute value for the respective parameter. tras (MAX) for Icc measurements is the largest multiple of tck that meets the maximum absolute value for tras
- 23. The refresh period 64ms. (32ms for Military grade) This equates to an average refresh rate of 7.8125µs. However, an AUTO REFRESH command must be asserted at least once every 70.3µs; (35µs for Military grade) burst refreshing or posting by the DRAM controller greater than eight refresh cycles is not allowed.
- The I/O capacitance per DQS and DQ byte/group will not differ by more than this
 maximum amount for any given device.
- 25. The valid data window is derived by achieving other specifications thP (tcκ/2), tocso, and toh (tch = thP tch+s). The data valid window derates directly porportional with the clock duty cycle and a practical data valid window can be derived. The clock is allowed a maximum duty cycle variation of 45/55. Functionality is uncertain when operating beyond a 45/55 ratio. The data valid window derating curves are provided below for duty cycles ranging between 50/50 and 45/55.
- Referenced to each output group: DQSL with DQ0-DQ7; and DQSH with DQ8-DQ15 of each chip.

FIGURE A FULL DRIVE PULL-DOWN CHARACTERISTICS





FIGURE B FULL DRIVE PULL-UP CHARACTERISTICS



White Electronic Designs Corp. reserves the right to change products or specifications without notice

W3E64M72S-XBX

White Electronic Designs


ADVANCED

- This limit is actually a nominal value and does not result in a fail value. CKE is HIGH during REFRESH command period (trace [MIN]) else CKE is LOW (i.e., during standby).
- 28. To maintain a valid level, the transitioning edge of the input must:
- Sustain a constant slew rate from the current AC level through to the target AC level. ViL(AC) or ViH(AC).
- b) Reach at least the target AC level.
- After the AC target level is reached, continue to maintain at least the target DC level, VIL(DC) or VIH(DC).
- The Input capacitance per pin group will not differ by more than this maximum amount for any given device.
- 30. CK and CK# input slew rate must be $\leq 1V/ns$ ($\leq 2V/ns$ differentially).
- 31. DQ and DM input slew rates must not deviate from DQS by more than 10%. If the DQ/DM/DQS slew rate is less than 0.5V/ns, timing must be derated: 50ps must be added to tos and ton for each 100mV/ns reduction in slew rate. If slew rate exceeds 4V/ns, functionality is uncertain.
- 32. Vcc must not vary more than 4% if CKE is not active while any bank is active.
- The clock is allowed up to ±150ps of jitter. Each timing parameter is allowed to vary by the same amount.
- 34. thp min is the lesser of tcl minimum and tch minimum actually applied to the device CK and CK# inputs, collectively during bank active.
- READs and WRITEs with auto precharge are not allowed to be issued until tras(MIN) can be satisfied prior to the internal precharge command being issued.
- 36. Any positive glitch must be less than 1/3 of the clock and not more than +400mV or 2.9 volts, whichever is less. Any negative glitch must be less than 1/3 of the clock cycle and not exceed either -300mV or 2.2 volts, whichever is more positive. The average cannot be below the 2.5V minimum.
- 37. Normal Output Drive Curves:
 - The full variation in driver pull-down current from minimum to maximum process, temperature and voltage will lie within the outer bounding lines of the V-I curve of Figure A.
 - b) The variation in driver pull-down current within nominal limits of voltage and temperature is expected, but not guaranteed, to lie within the inner bounding lines of the V-I curve of Figure A.
 - The full variation in driver pull-up current from minimum to maximum process, temperature and voltage will lie within the outer bounding lines of the V-I curve of Figure B
 - d) The variation in driver pull-up current within nominal limits of voltage and temperature is expected, but not guaranteed, to lie within the inner bounding lines of the V-I curve of Figure B.
 - e) The full variation in the ratio of the maximum to minimum pull-up and pull-down current should be between .71 and 1.4, for device drain-to-source voltages from 0.1V to 1.0 Volt. and at the same voltage and temperature.
 - The full variation in the ratio of the nominal pull-up to pull-down current should be unity ±10%, for device drain-to-source voltages from 0.1V to 1.0 Volt.

- 38 NA
- 39. The voltage levels used are derived from a minimum Vcc level and the referenced test load. In practice, the voltage levels obtained from a properly terminated bus will provide significantly different voltage values.
- 40. Viн overshoot: Viн(MAX) = Vcco+1.5V for a pulse width ≤ 3ns and the pulse width can not be greater than 1/3 of the cycle rate. Vi∟ undershoot: Vi∟ (MIN) = -1.5V for a pulse width ≤ 3ns and the pulse width cannot be greater than 1/3 of the cycle rate.
- 41. Vcc and Vccq must track each other.
- tHz (MAX) will prevail over tDOSCK (MAX) + tRPST (MAX) condition. tLz (MIN) will prevail over tDOSCK (MIN) + tRPRE (MAX) condition.
- trest end point and trere begin point are not referenced to a specific voltage level but specify when the device output is no longer driving (trest), or begins driving (tree).
- 44. During initialization, Vccq, Vττ, and VREF must be equal to or less than Vcc + 0.3V. Alternatively, Vττ may be 1.35V maximum during power up, even if Vcc/Vccq are 0 volts, provided a minimum of 42 ohms of series resistance is used between the Vττ supply and the input pin.
- 45. The current part operates below the slowest JEDEC operating frequency of 83 MHz. As such, future die may not reflect this option.
- When an input signal is HIGH or LOW, it is defined as a steady state logic HIGH or LOW.
- 47. Random addressing changing: 50% of data changing at every transfer.
- 48. Random addressing changing: 100% of data changing at every transfer.
- 49. CKE must be active (high) during the entire time a refresh command is executed. That is, from the time the AUTO REFRESH command is registered, CKE must be active at each rising clock edge, until trace has been satisfied.
- Icczn specifies the DQ, DQS, and DQM to be driven to a valid high or low logic level. Icczo is similar to Icczr except Icczo specifies the address and control inputs to remain stable. Although Icczr, Icczn, and Icczo are similar, Icczr is "worst case."
- Whenever the operating frequency is altered, not including jitter, the DLL is required to be reset followed by 200 clock cycles before any READ command.
- 52. This is the DC voltage supplied at the DRAM and is inclusive of all noise up to 20 MHz. Any noise above 20 MHz at the DRAM generated from any source other than that of the DRAM itself may not exceed the DC coltage range of 2.6V ± 100mV.
- For 333Mbs operation of Industrial and commercial temperatures CL = 2.5, at Military temperature CL = 3.




PACKAGE DIMENSION: 219 PLASTIC BALL GRID ARRAY (PBGA)



ALL LINEAR DIMENSIONS ARE MILLIMETERS AND PARENTHETICALLY IN INCHES



ORDERING INFORMATION



Note 1: W3E64M72S-ESB is the only available product until completion of qualification.

Document Title 64M x 72 DDR SDRAM 219 PBGA Multi-Chip Package

Revision History

Rev#	History	Release Date	Status
Rev 0	Initial Release	June 2005	Advanced