

STW45NM50

N-CHANNEL 550V @ Tjmax - 0.08Ω - 45A TO-247 MDmesh™ MOSFET

Table 1: General Features

| TYPE | V _{DSS} (@Tjmax) | R _{DS(on)} | I _D |
|-----------|------------------------------|---------------------|----------------|
| STW45NM50 | 550V | < 0.1Ω | 45 A |

- TYPICAL $R_{DS}(on) = 0.08\Omega$
- HIGH dv/dt AND AVALANCHE CAPABILITIES
- 100% AVALANCHE TESTED
- LOW INPUT CAPACITANCE AND GATE CHARGE
- LOW GATE INPUT RESISTANCE
- TIGHT PROCESS CONTROL AND HIGH MANUFACTURING YIELDS

DESCRIPTION

The MDmesh™ is a new revolutionary MOSFET technology that associates the Multiple Drain process with the Company's PowerMESH™ horizontal layout. The resulting product has an outstanding low on-resistance, impressively high dv/dt and excellent avalanche characteristics. The adoption of the Company's proprietary strip technique yields overall dynamic performance that is significantly better than that of similar competition's products.

APPLICATIONS

The MDmesh[™] family is very suitable for increasing power density of high voltage converters allowing system miniaturization and higher efficiencies.

Figure 1: Package




Figure 2: Internal Schematic Diagram




Table 2: Order Codes

| SALES TYPE | MARKING | PACKAGE | PACKAGING | |
|------------|---------|---------|-----------|--|
| STW45NM50 | W45NM50 | TO-247 | TUBE | |

March 2005 1/9

Table 3: Absolute Maximum ratings

| Symbol | Parameter | Value | Unit | |
|---------------------|--|------------|------|--|
| V_{GS} | Gate- source Voltage | ±30 | V | |
| I _D | Drain Current (continuous) at T _C = 25°C | 45 | А | |
| I _D | Drain Current (continuous) at T _C = 100°C | 28.4 | Α | |
| I _{DM} (*) | Drain Current (pulsed) | 180 | | |
| P _{TOT} | Total Dissipation at T _C = 25°C | 417 | W | |
| | Derating Factor | 2.08 | W/°C | |
| dv/dt (1) | Peak Diode Recovery voltage slope | 15 | V/ns | |
| T _{stg} | Storage Temperature | -65 to 150 | °C | |
| Tj | Max. Operating Junction Temperature | 150 | °C | |

Table 4: Thermal Data

| Rthj-case | Thermal Resistance Junction-case | Max | 0.3 | °C/W |
|----------------|--|-----|-----|------|
| Rthj-amb | Thermal Resistance Junction-ambient | Max | 30 | °C/W |
| T _I | Maximum Lead Temperature For Soldering | 300 | °C | |

Table 5: Avalanche Characteristics

| Symbol | Parameter | Max Value | Unit |
|-----------------|---|-----------|------|
| I _{AR} | Avalanche Current, Repetitive or Not-Repetitive (pulse width limited by T _j max) | 20 | А |
| E _{AS} | Single Pulse Avalanche Energy (starting $T_j = 25$ °C, $I_D = I_{AR}$, $V_{DD} = 35$ V) | 810 | mJ |

ELECTRICAL CHARACTERISTICS (T_{CASE} =25°C UNLESS OTHERWISE SPECIFIED)

Table 6: On/Off

| Symbol | Parameter | Test Conditions | Min. | Тур. | Max. | Unit |
|----------------------|--|---|------|------|------|------|
| V _{(BR)DSS} | Drain-source Breakdown Voltage | $I_D = 250 \mu A, V_{GS} = 0$ | 500 | | | V |
| I _{DSS} | Zero Gate Voltage | V _{DS} = Max Rating | | | 10 | μΑ |
| | Drain Current (V _{GS} = 0) | $V_{DS} = Max Rating, T_C = 125 °C$ | | | 100 | μΑ |
| I _{GSS} | Gate-body Leakage Current (V _{DS} = 0) | V _{GS} = ±30 V | | | ±100 | nA |
| V _{GS(th)} | Gate Threshold Voltage | $V_{DS} = V_{GS}, I_{D} = 250 \mu A$ | 3 | 4 | 5 | V |
| R _{DS(on)} | Static Drain-source On Resistance | V _{GS} = 10 V, I _D = 22.5 A | | 0.08 | 0.1 | Ω |

^(*)Pulse width limited by safe operating area (1)IsD \leq 45A, di/dt \leq 400A/µs, VDD \leq V(BR)DSS, Tj \leq TJMAX.

ELECTRICAL CHARACTERISTICS (CONTINUED)

Table 7: Dynamic

| Symbol | Parameter | Test Conditions | Min. | Тур. | Max. | Unit |
|--|---|--|------|-------------------|------|----------------|
| g _{fs} (2) | Forward Transconductance | $V_{DS} > I_{D(on)} \times R_{DS(on)max}, I_D = 22.5A$ | | 20 | | S |
| C _{iss} C _{oss} C _{rss} | Input Capacitance Output Capacitance Reverse Transfer Capacitance | $V_{DS} = 25V$, f = 1 MHz, $V_{GS} = 0$ | | 3700 610 80 | | pF pF pF |
| C _{oss eq.} (3) | Equivalent Output Capacitance | $V_{GS} = 0V, V_{DS} = 0V \text{ to } 400V$ | | 325 | | pF |
| R _G | Gate Input Resistance | f=1 MHz Gate DC Bias = 0 Test Signal Level = 20mV Open Drain | | 1.7 | | Ω |
| t _{d(on)} t _r | Turn-on Delay Time Rise Time | $V_{DD} = 250$ V, $I_D = 24$ A $R_G = 4.7\Omega$ $V_{GS} = 10$ V (see Figure 14) | | 40 35 | | ns ns |
| t _{d(off)} t _f t _c | Turn-off Delay Time Fall Time Cross-over Time | V_{DD} = 400 V, I_{D} = 45 A, R_{G} = 4.7 Ω , V_{GS} = 10 V (see Figure 14) | | 18 23 44 | | ns ns ns |
| Q _g Q _{gs} Q _{gd} | Total Gate Charge Gate-Source Charge Gate-Drain Charge | V_{DD} = 400V, I_{D} = 45 A, V_{GS} = 10V (see Figure 18) | | 87 23 42 | 117 | nC nC nC |

Table 8: Source Drain Diode

| Symbol | Parameter | Test Conditions | Min. | Тур. | Max. | Unit |
|--|--|--|------|-------------------|------|---------------|
| I _{SD} | Source-drain Current | | | | 45 | Α |
| I _{SDM} (3) | Source-drain Current (pulsed) | | | | 180 | Α |
| V _{SD} (2) | Forward On Voltage | I _{SD} = 45 A, V _{GS} = 0 | | | 1.5 | V |
| t _{rr} Q _{rr} I _{RRM} | Reverse Recovery Time Reverse Recovery Charge Reverse Recovery Current | $I_{SD} = 40 \text{ A, di/dt} = 100 \text{A/µs,}$ $V_{DD} = 100 \text{ V, T}_j = 25^{\circ}\text{C}$ (see Figure 16) | | 520 7.8 30 | | ns µC A |
| t _{rr} Q _{rr} I _{RRM} | Reverse Recovery Time Reverse Recovery Charge Reverse Recovery Current | $I_{SD} = 40 \text{ A, di/dt} = 100 \text{A/µs,}$ $V_{DD} = 100 \text{ V, T}_j = 150 ^{\circ}\text{C}$ (see Figure 16) | | 680 11.2 33 | | ns µC A |

⁽²⁾Pulsed: Pulse duration = 300 μs, duty cycle 1.5 %.
(3)C_{oss eq.} is defined as a constant equivalent capacitance giving the same charging time as C_{oss} when V_{DS} increases from 0 to 80% V_{DSS}.

Figure 3: Safe Operating Area




Figure 4: Output Characteristics




Figure 5: Transconductance




Figure 6: Thermal Impedance




Figure 7: Transfer Characteristics





Figure 8: Static Drain-source On Resistance



47/

Figure 9: Gate Charge vs Gate-source Voltage




Figure 10: Normalized Gate Thereshold Voltage vs Temperature




Figure 11: Source-Drain Diode Forward Characteristics




Figure 12: Capacitance Variations




Figure 13: Normalized On Resistance vs Temperature




Figure 14: Unclamped Inductive Load Test Circuit




Figure 15: Switching Times Test Circuit For Resistive Load




Figure 16: Test Circuit For Inductive Load Switching and Diode Recovery Times




Figure 17: Unclamped Inductive Wafeform





Figure 18: Gate Charge Test Circuit



477.

| TO-247 | MECHAN | ICAL | $D\Delta T\Delta$ |
|--------|---------------|------|-------------------|
| 10-241 | | | . レヘιヘ |

| DIM. | | mm. | | | inch | |
|------|-------|-------|-------|-------|-------|-------|
| DIN. | MIN. | TYP | MAX. | MIN. | TYP. | MAX. |
| А | 4.85 | | 5.15 | 0.19 | | 0.20 |
| A1 | 2.20 | | 2.60 | 0.086 | | 0.102 |
| b | 1.0 | | 1.40 | 0.039 | | 0.055 |
| b1 | 2.0 | | 2.40 | 0.079 | | 0.094 |
| b2 | 3.0 | | 3.40 | 0.118 | | 0.134 |
| С | 0.40 | | 0.80 | 0.015 | | 0.03 |
| D | 19.85 | | 20.15 | 0.781 | | 0.793 |
| Е | 15.45 | | 15.75 | 0.608 | | 0.620 |
| е | | 5.45 | | | 0.214 | |
| L | 14.20 | | 14.80 | 0.560 | | 0.582 |
| L1 | 3.70 | | 4.30 | 0.14 | | 0.17 |
| L2 | | 18.50 | | | 0.728 | |
| øΡ | 3.55 | | 3.65 | 0.140 | | 0.143 |
| øR | 4.50 | | 5.50 | 0.177 | | 0.216 |
| S | | 5.50 | | | 0.216 | |




Table 9: Revision History

| Date | Revision | Description of Changes |
|-------------|----------|---------------------------|
| 30/Mar/2005 | 2 | Modified value in table 7 |

Information furnished is believed to be accurate and reliable. However, STMicroelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of STMicroelectronics. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. STMicroelectronics products are not authorized for use as critical components in life support devices or systems without express written approval of STMicroelectronics.

The ST logo is a registered trademark of STMicroelectronics
All other names are the property of their respective owners

© 2005 STMicroelectronics - All Rights Reserved

STMicroelectronics group of companies

Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan - Malaysia - Malta - Morocco - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America

