

# 6-CHANNEL SPEECH+MELODY PROCESSOR (BandDirector<sup>™</sup> Series)

# Table of Contents-

1.	GENERAL DESCRIPTION	2
2.	FEATURES	3
3.	PIN DESCRIPTION	4
4.	BLOCK DIAGRAM	5
5.	ITEM VS PIN TABLE	6
6.	ELECTRICAL CHARACTERISTICS	7
	6.1 Absolute Maximum Ratings	7
	6.2 DC Characteristics	
	6.3 AC Characteristics	8
7.	TYPICAL APPLICATION CIRCUIT	9
8.	REVISION HISTORY	12

## **1. GENERAL DESCRIPTION**

The W567Jxxx is a powerful microcontroller (uC) dedicated to speech and melody synthesis applications. With the help of the embedded 8-bit microprocessor & dedicated H/W, the W567Jxxx can synthesize 6-channel speech+melody simultaneously.

The two channels of synthesized speech can be in different kinds of format, for example ADPCM and MDPCM. The W567Jxxx can provide 6-channel high-quality *WinMelody***<sup>TM</sup>**, which can emulate the characteristics of musical instruments, such as piano and violin. The output of speech/melody channels are mixed together through the on-chip digital mixer to produce colorful effects. With these hardware resources, the W567Jxxx is very suitable for high-quality and sophisticated scenario applications.

The W567Jxxx provides at most 24 bi-directional I/Os, 256 bytes RAM, IR carrier, Serial Interface Management and more sophisticated applications, such as interactive toys, cartridge toys and final count down function. 3 LED output pins with 256-level control means that numerous combination of RGB colors may result in a versatility of colorful effects. In addition, W567Jxxx also provides PWM mode output to save power during playback and Watch Dog Timer to prevent latch-up situation occurring.

ltem	W567J070	W567J080	W567J100	W567J120	W567J151	W567J171
*Duration	81 sec.	102 sec.	115 sec.	127 sec.	162 sec.	196 sec.
ltem	W567J210	W567J260	W567J300	W567J340	W567J380	
Duration	230 sec.	263 sec.	320 sec.	358 sec.	400 sec.	

The W567Jxxx family contains several items with different playback duration as shown below.

#### Note:

\*: The duration time is based on 5-bit MDPCM at 6 KHz sampling rate. The firmware library and timber library have been excluded from user's ROM space for the duration estimation.



# 2. FEATURES

- Wide range of operating voltage:
  - 8 MHz @ 3.0 volt ~ 5.5 volt
  - 6 MHz @ 2.4 volt ~ 5.5 volt
- Power management:
  - 4 ~ 8 MHz system clocks, with Ring type or crystal type.
  - Stop mode for stopping all IC operations
- Provides up to 24 I/O pins
  - W567J070~J120: 16 I/O
  - W567J151~J380: 24 I/O
- F/W speech synthesis:
  - Multiple format parser that supports
    - ✓ 6-bit MDPCM, 5-bit MDPCM, 4-bit MDPCM ,4-bit ADPCM, 8-bit Log PCM algorithm can be used
  - > Pitch shippable ADPCM for voice changer application
  - > Programmable sample rate
- Melody synthesis:
  - > 6 melody channels that can emulate characteristics of musical instruments
  - > More MIDI events are supported for colorful melody playback
- Built-in TimerG0 for general purpose applications
- Harmonized synchronization among MIDI, Speech, LED, and Motor
- Build-in 3 LED outputs with 256-level control of brightness.
- Built-in Watch-Dog Timer (WDT) and Low Voltage Reset (LVR)
- Provide serial interface to access the external memory in W567J070~J380
  - ➢ W55Fxx, W551Cxx
  - SPI flash
- Built-in IR carrier generation circuit for simplifying firmware IR application
- Current type digital-to-analog converters (DAC) with 13-bit resolution to drive speaker output
- Direct-drive 12-bit PWM output to save power consumption
- Support *PowerScript<sup>™</sup>* for developing codes in easy way
- Full-fledged development system
  - ➢ Source-level ICE debugger (Assembly & PowerScript<sup>™</sup> format)
  - > Ultra I/O<sup>™</sup> tool for event synchronization mechanism
  - ICE system with USB port
  - User-friendly GUI environment
- Available package form:
  - COB is essential


# 3. PIN DESCRIPTION

PIN NAME	I/O	FUNCTION
/RESET	I	IC reset input, low active.
OSCIN	I	Main-clock oscillation input. When Ring type is used, connects Rosc between OSCIN and VSS to generate the system clock frequency.
		Reserved one 100pF~200pF capacity to VDD from OSCin pin to make Ring frequency stability
		When use X'tal, it is X'tal IN.
OSCOUT	0	Main-clock oscillation output only for X'tal.
BP00~BP07	I/O	General input/output pins. When used as output pin, it can be open-drain or CMOS type and it can sink 25mA for high-current applications. When used as input pin, there may have a pull-high option and generate interrupt request to release IC from STOP mode.
		BP04~BP06 are used as 3 LED outputs with 256-level control.
BP10~BP17	I/O	General input/output pins. When used as output pin, it can be open-drain or CMOS type. When used as input pin, there may have a pull-high option and generate interrupt request to release IC from STOP mode.
BP20~BP27 <sup>1</sup>	I/O	General input/output pins. When used as output pin, it can be open-drain or CMOS type. When used as input pin, there may have a pull-high option and generate interrupt request to release IC from STOP mode.
PWM+/DAC	0	PWM driver positive output or Current type DAC output
PWM-	0	PWM driver negative output
TEST	I	Test input, internally pulled high. Do not connect during normal operation.
VDD	Power	Positive power supply for uP and peripherals.
VDD	FOWEI	All VDD pins must be bonded out and connect to VDD
VDD1	Power	Only W567J151/171 for Positive power supply for uP and peripherals.
	TOWER	It needs be bonded out and connect to VDD.
VSS	Power	Negative power supply for oscillation, uP and peripherals.
VDDOSC	Power	Positive power supply for oscillation.
VDDSPK	Power	Positive power supply for speaker driver.
VSSSPK	Power	Negative power supply for speaker driver.
CVDD	0	For 3 battery(3.3V~5.5V) application , the capacitor, 0.1uF, shunts between CVDD and GND as power stability for regulator output.
		For 2 battery(2.2V~3.6V) application, CVDD will connect to VDD directly.
		Note: W567J151/171 without CVDD pin, the application circuit don't need consider 3/2battery application.
VDD_BP1	Power	Positive power supply for BP1 including serial interface Management (SIM).

 $<sup>^{1}</sup>$  BP2 isn't provided in W567J070 ~ W567J120.



# 4. BLOCK DIAGRAM



#### Notes:

1. BP2 isn't provided in W567J070 ~ W567J120.

# 5. ITEM VS PIN TABLE

PIN name	J070/ 080/ 100/ 120	J151/ 171	J210/ 260/ 300/ 340/ 380	Comment
BP00~BP07	V	V	V	
BP10~BP17	V	V	V	
BP20~BP27	-	V	V	
/RESET	V	V	V	
TEST	V	V	V	
PWM+/DAC	V	V	V	
PWM-	V	V	V	
OSCIN	V	V	V	
OSCOUT	V	V	V	Crystal mode
VDD	V	V	V	
VSS	V	V	V	
VDDSPK	V	V	V	Support speaker power
VSSSPK	V	V	V	
VDD_BP1	V	V	V	Support BP10~BP17 including SIM interface power
VDDOSC	V	V	V	Support OSCIN/OUT power
VSSOSC	V	V	V	
CVDD	V	-	V	Regulator out
VDD1		V		Connect to VDD



# 6. ELECTRICAL CHARACTERISTICS

# 6.1 Absolute Maximum Ratings

PARAMETER	RATING	UNIT
Supply Voltage to Ground Potential	-0.3 to +7.0	V
D.C. Voltage on Any Pin to Ground Potential	-0.3 to V <sub>DD</sub> +0.3	V
Operating Temperature	0 to +70	°C
Storage Temperature	-55 to +150	°C

Note: Exposure to conditions beyond those listed under Absolute Maximum Ratings may adversely affect the life and reliability of the device.

# 6.2 DC Characteristics

$(V_{DD}-V_{SS} = 4.5 V, F_{M} = 8 MHz, Ta = 25^{\circ}C, No Load unless otherwise$	e specified)
---	--------------

PARAMETER	METER SYM. TEST CONDITIONS			SPEC.		
PARAMETER	5111.	TEST CONDITIONS	Min.	Тур.	Max.	UNIT
Operating Voltage	V <sub>DD</sub>	F <sub>SYS</sub> =6 MHz	2.4	-	5.5	V
Operating voltage	V DD	F <sub>SYS</sub> = 8 MHz	3.0	-	5.5	V
Operating Current	I <sub>OP1</sub>	No load, $F_{SYS} = 6 MHz$	-	6	10	mA
Standby Current	I <sub>SB</sub>	STOP mode	-	1	2	μA
Input Low Voltage	V <sub>IL</sub>	All input pins	V <sub>SS</sub>	-	$0.3 V_{DD}$	V
Input High Voltage	VIH	All input pins	$0.7 V_{DD}$	-	V <sub>DD</sub>	V
Input Current (BP0, BP1, BP2)	lin1	VIN = 0V, pulled-high resistor = 500k ohm	-5	-9	-14	μA
Input Current (BP0, BP1, BP2)	lin2	VIN = 0V, pulled-high resistor = 150k ohm	-15	-30	-45	μA
	I <sub>OL</sub>	$V_{DD} = 3V, V_{OUT} = 0.4V$	8	12	-	mA
	I <sub>он</sub>	$V_{DD} = 3V, V_{OUT} = 2.6V$	-4	-6	-	mA
Output Current (BP0)	I <sub>OL</sub>	$V_{DD} = 4.5V, V_{OUT} = 1.0V$	-	25	-	mA
	I <sub>ОН</sub>	$V_{DD} = 4.5V, V_{OUT} = 3.5V$	-	-12	-	mA
	I <sub>OL</sub>	$V_{\text{DD}} = 3V,  V_{\text{OUT}} = 0.4V$	4	8	-	mA
Output Current	I <sub>OH</sub>	$V_{DD} = 3V, V_{OUT} = 2.6V$	-4	-6	-	mA
(BP1, BP2)	<u>I<sub>OL</sub></u>	$V_{DD} = 4.5V, V_{OUT} = 1.0V$	-	12	-	mA
	<u> І<sub>он</sub></u>	$V_{DD} = 4.5V, V_{OUT} = 3.5V$	-	-12	-	mA

PARAMETER	SYM.	TEST CONDITIONS		SPEC.		UNIT
PARAMETER	5 TW.	TEST CONDITIONS	Min.	Тур.	Max.	UNIT
			-2.4	-3.0	-3.6	~^^
DAC Full Scale Current	DAC	$V_{DD} = 4.5V, RL = 100\Omega$	-4.0	-5.0	-6.0	mA
Output Current	I <sub>OL1</sub>	RL= 8 Ohm,	+200	-	-	mA
PWM+ / PWM-	IOH1	[PWM+][RL][PWM-]	-200	-	-	mA
Pull-high Resistor Test	$R_PL$		75	150	225	KΩ

# 6.3 AC Characteristics

$(V_{DD} - V_{SS} = 4.5 V.$	Fм = 8 MHz. Та =	= 25°C; No Load unless	otherwise specified)
(100 133	. W 0.111.2,	20 0,110 2000 011000	


PARAMETER	SYM.	TEST CONDITIONS		SPEC.		UNIT
PARAMETER	5 T WI.	TEST CONDITIONS	Min.	Тур.	Max.	
Main-Clock	F	Ring type, *Rosc = TBD $\Omega$	5.4	6	6.6	MHz
Main-Clock	F <sub>M</sub>	Ring type, *Rosc = TBD $\Omega$	7.2	8	8.8	
Main-Clock Wake-up Stable Time	T <sub>WSM</sub>	Ring type, R = TBD K $\Omega$	-	3	5	mS
Main-Clock Frequency Deviation, Ring type	$\frac{\Delta F}{F}$	FMAX - FMIN FMIN	-	3	7.5	%
Cycle Time	T <sub>CYC</sub>	CPU clock = 6 MHz	166	-	DC	nS
/RESET Active Width	$T_{RES}$	After $F_{SYS}$ stable	4	-	-	T <sub>CYC</sub>

\*: Typical ROSC value for each part number should refer to design guide.



## 7. TYPICAL APPLICATION CIRCUIT

#### a. Rosc with 2 Battery




#### Notes:

- 1. The block (1): If the project is two-battery application (Voltage 3.6V~2.2V), it is necessary to connect CVDD to VDD.
- 2. The block (2): The low-pass filter circuit is necessary for VDD stability, in order to avoid VDDSPK noise.
- 3. The block (3): The capacitor, 4.7uF, shunted between VDD and GND is necessary for power stability. However, the value of capacitor depends on the power loading of the application.
- The typical value of Rosc is 300 KΩ for 8MHz and 390 KΩ for 6MHz, and the Rosc should be connected to GND (VSS). Please refer to design guide to get typical Rosc value for each part number.
- The block (4):The capacitor, 120pF, shunted between OSCIN and VDD is optional for Fosc stability, which can prevent noise from happening, because it can block the affection of larger current while playing. However, the value of capacitor depends on the application (100pF~200pF is recommended)
- 6. The block (5): The Rs value is suggested of  $270\Omega \sim 1K\Omega$  to limit large DAC output current flowing into transistor.
- 7. The above application circuit is for reference only. No warranty for mass production.

# nuvoTon

#### b. Rosc with 3 Battery




#### Notes:

- 1. The block (1): If the project is three-battery application (Voltage 5.5V~3.0V), it is necessary to connect a 0.1uF between CVDD and GND (VSS).
- 2. The block (2): The low-pass filter circuit is necessary for VDD stability, in order to avoid VDDSPK noise
- 3. The block (3): The capacitor, 4.7uF, shunted between VDD and GND is necessary for power stability. However, the value of capacitor depends on the power loading of the application.
- The typical value of Rosc is 300 KΩ for 8MHz and 390 KΩ for 6MHz, and the Rosc should be connected to GND (VSS). Please refer to design guide to get typical Rosc value for each part number.
- The block (4)The capacitor, 120pF, shunted between OSCIN and VDD is optional for Fosc, which can prevent noise from happening, because it can block the affection of larger current while playing. However, the value of capacitor depends on the application (100pF~200pF is recommended)
- 6. The block (5): The Rs value is suggested of  $270\Omega \sim 1K\Omega$  to limit large DAC output current flowing into transistor.
- 7. The above application circuit is for reference only. No warranty for mass production.



### c. <u>Crystal</u>



#### Notes:

- 1. The block (1): Please refer to (a) and (b) circuits for two-battery or three-battery application.
- 2. The block (2): The low-pass filter circuit is necessary for VDD stability, in order to avoid VDDSPK noise.
- 3. The block (3): The capacitor, 4.7uF, shunted between VDD and GND is necessary for power stability. However the value of capacitor depends on the power loading of the application
- 4. The block (4): Cp1 and Cp2 (15~30pF) are optional for main Crystal, which can be skipped normally.
- 5. The block (5): The Rs value is suggested of  $270\Omega \sim 1K\Omega$  to limit large DAC output current flowing into transistor.
- 6. Cp3 and Cp4 (15~30pF) are optional for 32KHz Crystal, which can be skipped normally.
- 7. Please connect all VDD pins include VDDOSC/VDD\_BP1 to VDD. If with SIM application, the VDD\_BP1 pin can connect to different voltage for SPI flash or W551Cxx and the BP10~BP17 also use the same power VDD\_BP1.
- 8. The above application circuit is for reference only. No warranty for mass production.
- 9. Other application circuits please refer to Design Guide.

### d. PCB layout guide

- 1. The IC substrate should be connected to VSS in PCB layout, but VSSSPK can't connect with IC substrate directly. Both VSS and VSSSPK tie together in battery negative power.
- 2. Each VDD, VDDOSC, VDD\_BP1, VDD1 and VDDSPK pad must connect to positive power to support stable voltage for individual function work successfully. (Don't let them be floating.)

# 8. **REVISION HISTORY**

VERSION	DATE	REASONS FOR CHANGE	PAGE
A0.0	Jan 2007	Preliminary release.	
		Add SIM function	
A1.0	May 2007	<ul> <li>Remove 32K Crystal current on DC characteristics</li> </ul>	
		Modify application circuit	
		Remove multi-midi function	
A2.0	Nov 2007	<ul> <li>Modify application circuit and naming</li> </ul>	
		Modify Logo	
A3.0	Sep. 2008	Change logo	
A4.0	Jun. 2009	Modify application circuit	
A5.0	May. 2010	Add 2 battery application circuit	
			6
		<ul> <li>Update output current for BP1/2 @4.5V/3.0V and update BP0 @4.5V</li> </ul>	
A6.0	Dec, 2010	<ul> <li>Add application circuit for Ring OSCin pin to add 120pF to VDD</li> </ul>	8~15
70.0	Dec, 2010	<ul> <li>Modify the description for application circuit</li> </ul>	
		<ul> <li>Support MD4 format for F/W library</li> </ul>	8~15
			3
A7.0	July. 2011	• Add new chip W567J151/171	
		• Remove W567J160/170.	2,
A8.0	Aug. 2011	<ul> <li>Add new chip W567J151/171 pad description</li> </ul>	5
A0.U	Aug. 2011	<ul> <li>Add new chip W567J151/171 application circuit</li> </ul>	9~18
		Add SIM application circuit	18
		Add W567CP80 OTP chip	2
A9.0	Feb. 2012	Add items vs pad table	7
		Modify application circuits	
		• BP00~BP03 share pins as OTP writer in W567CP80.	4
A10.0	Mar. 2012	<ul> <li>Correct TEST pin as internal pull high</li> </ul>	4
		<ul> <li>Update operating current DC spec.</li> </ul>	9

## **Important Notice**

Nuvoton Products are neither intended nor warranted for usage in systems or equipment, any malfunction or failure of which may cause loss of human life, bodily injury or severe property damage. Such applications are deemed, "Insecure Usage".

Insecure usage includes, but is not limited to: equipment for surgical implementation, atomic energy control instruments, airplane or spaceship instruments, the control or operation of dynamic, brake or safety systems designed for vehicular use, traffic signal instruments, all types of safety devices, and other applications intended to support or sustain life.

All Insecure Usage shall be made at customer's risk, and in the event that third parties lay claims to Nuvoton as a result of customer's Insecure Usage, customer shall indemnify the damages and liabilities thus incurred by Nuvoton.

Please note that all data and specifications are subject to change without notice. All the trademarks of products and companies mentioned in this datasheet belong to their respective owners.