

# PRELIMINARY W942516AH



## 4M × 4 BANKS × 16 BIT DDR SDRAM

### GENERAL DESCRIPTION

W942516AH is a CMOS Double Data Rate synchronous dynamic random access memory (DDR SDRAM), organized as 4,194,304 words × 4 banks × 16 bits. Using pipelined architecture and 0.175 μm process technology, W942516AH delivers a data bandwidth of up to 286M words per second (-7). To fully comply with the personal computer industrial standard, W942516AH is sorted into three speed grades: -7, -75 and -8. The -7 is compliant to the 143 MHz/CL2.5 or DDR266/CL2 specification, the -75 is compliant to the DDR266/CL2.5 specification, the -8 is compliant to the DDR200/CL2 specification

All Inputs reference to the positive edge of CLK (except for DQ, DM, and CKE). The timing reference point for the differential clock is when the CLK and  $\overline{\text{CLK}}$  signals cross during a transition. And Write and Read data are synchronized with the both edges of DQS (Data Strobe).

By having a programmable Mode Register, the system can change burst length, latency cycle, interleave or sequential burst to maximize its performance. W942516AH is ideal for main memory in high performance applications.


### FEATURES

- 2.5V ± 0.2V Power Supply
- Up to 143 MHz Clock Frequency
- Double Data Rate architecture; two data transfers per clock cycle
- Differential clock inputs (CLK and  $\overline{\text{CLK}}$ )
- DQS is edge-aligned with data for Read; center-aligned with data for Write
- CAS Latency: 2 and 2.5
- Burst Length: 2, 4, and 8
- Auto Refresh and Self Refresh
- Precharged Power Down and Active Power-Down
- Write Data Mask
- Write Latency = 1
- 8K Refresh cycles / 64 mS
- Interface: SSTL-2
- Packaged: TSOP II 66 pin, 400 x 875mil , 0.65mm pin pitch

### KEY PARAMETERS

SYM.	DESCRIPTION	MIN. /MAX.	-7	-75	-8	
t <sub>CK</sub>	Clock Cycle Time	CL=2	min.	7.5 nS	8 nS	10 nS
		CL=2.5	min.	7 nS	7.5 nS	8 nS
t <sub>RAS</sub>	Active to Precharge Command Period	min.	45 nS	45 nS	50 nS	
t <sub>RC</sub>	Active to Ref/Active Command Period	min.	65 nS	65 nS	70 nS	
I <sub>DD1</sub>	Operation Current (Single bank)	max.	110mA	110mA	100mA	
I <sub>DD4</sub>	Burst Operation Current	max.	165mA	155mA	150mA	
I <sub>DD6</sub>	Self-Refresh Current	max.	3mA	3mA	3mA	


## PIN CONFIGURATION (TOP VIEW)



## PIN DESCRIPTION

Pin Number	Pin Name	Function	Description
28–32,35–42	A0 – A12	Address	Multiplexed pins for row and column address. Row address : A0 – A12. Column address: A0 – A8. (A10 is used for Auto Precharge)
26,27	BS0, BS1	Bank Select	Select bank to activate during row address latch time, or bank to read/write during column address latch time.
2,4,5,7,8,10,11, 13,54,56,57,59, 60,62,63,65	DQ0 – DQ15	Data Input/ Output	The DQ0 – DQ15 input and output data are synchronized with both edges of DQS.
51	DQS	Data Strobe	DQS is Bi-directional signal. DQS is input signal during write operation and output signal during read operation. It is Edge-aligned with read data, Center-aligned with write data.
24	$\overline{CS}$	Chip Select	Disable or enable the command decoder. When command decoder is disabled, new command is ignored and previous operation continues.
23,22,21	$\overline{RAS}$ , $\overline{CAS}$ , $\overline{WE}$	Command Inputs	Command inputs (along with $\overline{CS}$ ) define the command being entered.
47	DM	Write mask	When DM is asserted “high” in burst write, the input data is masked. DM is synchronized with both edges of DQS.
45,46	CLK, $\overline{CLK}$	Differential clock inputs	Clock inputs, all inputs reference to the positive edge of CLK (except for DQ, DM and CKE).
44	CKE	Clock Enable	CKE controls the clock activation and deactivation. When CKE is low, Power Down mode, Suspend mode, or Self Refresh mode is entered.
49	V <sub>REF</sub>	Reference Voltage	V <sub>REF</sub> is reference voltage for inputs buffers.
1,18,33	V <sub>DD</sub>	Power ( +2.5V )	Power for logic circuit inside DDR SDRAM.
34,48,66	V <sub>SS</sub>	Ground	Ground for logic circuit inside DDR SDRAM.
3,9,15,55,61	V <sub>DDQ</sub>	Power ( + 2.5V ) for I/O buffer	Separated power from V <sub>DD</sub> , used for output buffer, to improve noise.
6,12,52,58,64	V <sub>SSQ</sub>	Ground for I/O buffer	Separated ground from V <sub>SS</sub> , used for output buffer, to improve noise.
14,17,19,25,43, 50,53	NC	No Connection	No connection

## BLOCK DIAGRAM



NOTE:  
The cell array configuration is 8912 \* 512 \* 16



## ABSOLUTE MAXIMUM RATINGS

PARAMETER	SYMBOL	RATING	UNIT	NOTES
Input, Output Voltage	V <sub>IN</sub> , V <sub>OUT</sub>	-0.3 ~ V <sub>DDQ</sub> + 0.3	V	1
Power Supply Voltage	V <sub>DD</sub> , V <sub>DDQ</sub>	-0.3 ~ 3.6	V	1
Operating Temperature	T <sub>OPR</sub>	0 ~ 70	°C	1
Storage Temperature	T <sub>STG</sub>	-55 ~ 150	°C	1
Soldering Temperature (10s)	T <sub>SOLDER</sub>	260	°C	1
Power Dissipation	P <sub>D</sub>	1	W	1
Short Circuit Output Current	I <sub>OUT</sub>	50	mA	1

## RECOMMENDED DC OPERATING CONDITIONS

(T<sub>a</sub> = 0 to 70°C)

PARAMETER	SYMBOL	MIN.	TYP.	MAX.	UNIT	NOTES
Power Supply Voltage	V <sub>DD</sub>	2.3	2.5	2.7	V	2
Power Supply Voltage (for I/O Buffer)	V <sub>DDQ</sub>	2.3	2.5	V <sub>DD</sub>	V	2
Input reference Voltage	V <sub>REF</sub>	0.49 x V <sub>DDQ</sub>	0.50 x V <sub>DDQ</sub>	0.51 x V <sub>DDQ</sub>	V	2,3
Termination Voltage (System)	V <sub>TT</sub>	V <sub>REF</sub> - 0.04	V <sub>REF</sub>	V <sub>REF</sub> + 0.04	V	2,8
Input High Voltage (DC)	V <sub>IH</sub> (DC)	V <sub>REF</sub> + 0.15	-	V <sub>DDQ</sub> + 0.3	V	2
Input Low Voltage (DC)	V <sub>IL</sub> (DC)	-0.3	-	V <sub>REF</sub> - 0.15	V	2
Differential Clock DC Input Voltage	V <sub>ICK</sub> (DC)	-0.3	-	V <sub>DDQ</sub> + 0.3	V	15
Input Differential Voltage. CLK and CLK inputs (DC)	V <sub>ID</sub> (DC)	0.36	-	V <sub>DDQ</sub> + 0.6	V	13,15
Input High Voltage (AC)	V <sub>IH</sub> (AC)	V <sub>REF</sub> + 0.31	-	-	V	2
Input Low Voltage (AC)	V <sub>IL</sub> (AC)	-	-	V <sub>REF</sub> - 0.31	V	2
Input Differential Voltage. CLK and CLK inputs (AC)	V <sub>ID</sub> (AC)	0.7	-	V <sub>DDQ</sub> + 0.6	V	13,15
Differential AC input Cross Point Voltage	V <sub>X</sub> (AC)	V <sub>DDQ</sub> /2 - 0.2	-	V <sub>DDQ</sub> /2 + 0.2	V	12, 15
Differential Clock AC Middle Point	V <sub>ISO</sub> (AC)	V <sub>DDQ</sub> /2 - 0.2	-	V <sub>DDQ</sub> /2 + 0.2	V	14, 15

Note : Undershoot Limit : V<sub>IL</sub>(min) = -0.9V with a pulse width ≤ 5 nS

Overshoot Limit : V<sub>IH</sub>(max) = V<sub>DDQ</sub>+0.9V with a pulse width ≤ 5 nS

V<sub>IH</sub>(DC) and V<sub>IL</sub>(DC) are levels to maintain the current logic state.

V<sub>IH</sub>(AC) and V<sub>IL</sub>(AC) are levels to change to the new logic state.



## CAPACITANCE

( $V_{DD} = V_{DDQ} = 2.5V \pm 0.2V$ ,  $f = 1 \text{ MHz}$ ,  $T_A = 25^\circ\text{C}$ ,  $V_{out}(\text{DC}) = V_{DDQ}/2$ ,  $V_{out}(\text{Peak to Peak}) = 0.2V$ )

PARAMETER	SYMBOL	MIN.	MAX.	DELTA (MAX.)	UNIT
Input Capacitance (except for CLK pins)	$C_{IN}$	2.0	3.5	-	pF
Input Capacitance (CLK pins)	$C_{CLK}$	2.0	3.5	-	pF
DQ, DQS, DM capacitance	$C_{I/O}$	4.0	5.0	0.5	pF
NC pin capacitance	$C_{NC}$	-	1.5	-	pF


Note: These parameters are periodically sampled and not 100% tested.



## DC CHARACTERISTICS

PARAMETER	SYM.	Max.			UNIT	NOTES
		-7	-75	-8		
OPERATING CURRENT : One Bank Active-Precharge; $t_{RC} = t_{RC} \text{ min}$ ; $t_{CK} = t_{CK} \text{ min}$ ; DQ, DM and DQS inputs changing twice per clock cycle; Address and control inputs changing once per clock cycle	IDD0	110	110	100	mA	7
OPERATING CURRENT : One Bank Active-Read-Precharge; Burst=2; $t_{RC} = t_{RC} \text{ min}$ ; $CL=2.5$ ; $t_{CK} = t_{CK} \text{ min}$ ; $I_{OUT}=0\text{mA}$ ; Address and control inputs changing once per clock cycle.	IDD1	110	110	100		7,9
PRECHARGE-POWER-DOWN STANDBY CURRENT : All Banks Idle; Power down mode; $CKE \leq V_{IL} \text{ max}$ ; $t_{CK} = t_{CK} \text{ min}$ ; $V_{in} = V_{REF}$ for DQ, DQS and DM	IDD2P	2	2	2		
IDLE FLOATING STANDBY CURRENT : $\overline{CS} \geq V_{IH} \text{ min}$ ; All Banks Idle; $CKE \geq V_{IH} \text{ min}$ ; Address and other control inputs changing once per clock cycle; $V_{in} = V_{ref}$ for DQ, DQS and DM	IDD2F	45	40	35		7
IDLE STANDBY CURRENT : $\overline{CS} \geq V_{IH} \text{ min}$ ; All Banks Idle; $CKE \geq V_{IH} \text{ min}$ ; $t_{CK} = t_{CK} \text{ min}$ ; Address and other control inputs changing once per clock cycle; $V_{in} \geq V_{IH} \text{ min}$ or $V_{in} \leq V_{IL} \text{ max}$ for DQ, DQS and DM	IDD2N	45	40	35		7
IDLE QUIET STANDBY CURRENT : $\overline{CS} \geq V_{IH} \text{ min}$ ; All Banks Idle; $CKE \geq V_{IH} \text{ min}$ ; $t_{CK} = t_{CK} \text{ min}$ ; Address and other control inputs stable; $V_{in} \geq V_{REF}$ for DQ, DQS and DM	IDD2Q	40	35	30		7
ACTIVE POWER-DOWN STANDBY CURRENT : One Bank Active; Power down mode; $CKE \leq V_{IL} \text{ max}$ ; $t_{CK} = t_{CK} \text{ min}$	IDD3P	20	20	20		
ACTIVE STANDBY CURRENT : $\overline{CS} \geq V_{IH} \text{ min}$ ; $CKE \geq V_{IH} \text{ min}$ ; One Bank Active-Precharge; $t_{RC} = t_{RAS} \text{ max}$ ; $t_{CK} = t_{CK} \text{ min}$ ; DQ, DM and DQS inputs changing twice per clock cycle; Address and other control inputs changing once per clock cycle	IDD3N	70	65	60		7
OPERATING CURRENT : Burst=2; Reads; Continuous burst; One Bank Active; Address and control inputs changing once per clock cycle; $CL=2.5$ ; $t_{CK} = t_{CK} \text{ min}$ ; $I_{OUT}=0\text{mA}$	IDD4R	165	155	150		7,9
OPERATING CURRENT : Burst=2; Write; Continuous burst; One Bank Active; Address and control inputs changing once per clock cycle; $CL=2.5$ ; $t_{CK} = t_{CK} \text{ min}$ ; DQ, DM and DQS inputs changing twice per clock cycle	IDD4W	165	155	150		7
AUTO REFRESH CURRENT : $t_{RC} = t_{RFC} \text{ min}$	IDD5	190	190	170		7
SELF REFRESH CURRENT : $CKE \leq 0.2V$	IDD6	3	3	3		
RANDOM READ CURRENT : 4 Banks Active Read with activate every 20ns, Auto-Precharge Read every 20ns; Burst=4; $t_{RCD}=3$ ; $I_{OUT}=0\text{mA}$ ; DQ, DM and DQS inputs changing twice per clock cycle; Address changing once per clock cycle	IDD7	270	270	270		

## RANDOM READ CURRENT TIMING (IDD7)



## LEAKAGE AND OUTPUT BUFFER STRENGTH

PARAMETER	SYMBOL	MIN.	MAX.	UNITS	NOTES
Input leakage current ( $0V \leq V_{IN} \leq V_{DDQ}$ All other pins not under test = $0V$ )	$I_{I(L)}$	-2	2	$\mu A$	
Output leakage current (Output disabled, $0V \leq V_{OUT} \leq V_{DDQ}$ )	$I_{O(L)}$	-5	5	$\mu A$	
Output High voltage (under AC test load condition)	$V_{OH}$	$V_{TT} + 0.76$	-	V	
Output Low voltage (under AC test load condition)	$V_{OL}$	-	$V_{TT} - 0.76$	V	
Output minimum source DC current	$I_{OH(DC)}$	-15.2	-	mA	4,6
Output minimum sink DC current	$I_{OL(DC)}$	15.2	-	mA	4,6
Output minimum source DC current	$I_{OH(DC)}$	-10.4	-	mA	5
Output minimum sink DC current	$I_{OL(DC)}$	10.4	-	mA	5







## AC CHARACTERISTICS AND OPERATING CONDITIONS (NOTES: 10, 12)

SYMBOL	PARAMETER	-7		-75		-8		UNITS	NOTES	
		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.			
t <sub>RC</sub>	Active to Ref/Active Command Period	65		65		70		ns		
t <sub>RFC</sub>	Ref to Ref/Active Command Period	75		75		80				
t <sub>RAS</sub>	Active to Precharge Command Period	45	100000	45	100000	50	100000			
t <sub>RCD</sub>	Active to Read/Write Command Delay Time	15		15		20				
t <sub>RAP</sub>	Active to Read with Auto Precharge enable	15		15		20				
t <sub>CCD</sub>	Read/Write(a) to Read/Write(b) Command Period	1		1		1		tck		
t <sub>RP</sub>	Precharge to Active Command Period	20		20		20		ns		
t <sub>RRD</sub>	Active(a) to Active(b) Command Period	15		15		15				
t <sub>WR</sub>	Write Recovery time	15		15		15				
t <sub>DAL</sub>	Auto Precharge Write Recovery + Precharge time	30		30		35				
t <sub>CK</sub>	CLK Cycle Time	CL=2	7.5	15	8	15	10		15	
		CL=2.5	7	15	7.5	15	8		15	
t <sub>AC</sub>	Data Access time from CLK, $\overline{\text{CLK}}$	-0.75	0.75	-0.75	0.75	-0.8	0.8			16
t <sub>DQ<sub>SCK</sub></sub>	DQS output access time from CLK, $\overline{\text{CLK}}$	-0.75	0.75	-0.75	0.75	-0.8	0.8			
t <sub>DQ<sub>SQ</sub></sub>	Data Strobe Edge to Output Data Edge Skew		0.5		0.5		0.6			
t <sub>CH</sub>	Clk High level width	0.45	0.55	0.45	0.55	0.45	0.55		tck	11
t <sub>CL</sub>	CLK Low level width	0.45	0.55	0.45	0.55	0.45	0.55			
t <sub>HP</sub>	CLK half period (minmum of actual t <sub>CH</sub> , t <sub>CL</sub> )	min (t <sub>CL</sub> ,t <sub>CH</sub> )		min (t <sub>CL</sub> ,t <sub>CH</sub> )		min (t <sub>CL</sub> ,t <sub>CH</sub> )				
t <sub>QH</sub>	DQ output data hold time from DQS	t <sub>HP</sub> -0.75		t <sub>HP</sub> -0.75		t <sub>HP</sub> -1.0		ns		
t <sub>RP<sub>RE</sub></sub>	DQS Read Preamble Time	0.9	1.1	0.9	1.1	0.9	1.1	tck	11	
t <sub>RP<sub>ST</sub></sub>	DQS Read Postamble Time	0.4	0.6	0.4	0.6	0.4	0.6			
t <sub>DS</sub>	DQ and DM Setup Time	0.5		0.5		0.6		ns		
t <sub>DH</sub>	DQ and DM Hold Time	0.5		0.5		0.6				
t <sub>DIPW</sub>	DQ and DM input pulse width (for each input)	1.75		1.75		2				
t <sub>DQ<sub>SH</sub></sub>	DQS input high pulse width	0.35		0.35		0.35		tck	11	
t <sub>DQ<sub>SL</sub></sub>	DQS input low pulse width	0.35		0.35		0.35				
t <sub>DSS</sub>	DQS falling edge to CLK setup time	0.2		0.2		0.2				
t <sub>DSH</sub>	DQS falling edge hold time from CLK	0.2		0.2		0.2				
t <sub>WP<sub>RES</sub></sub>	Clock to DQS Write Preamble Set-up Time	0		0		0		ns		
t <sub>WP<sub>RE</sub></sub>	DQS Write Preamble Time	0.25		0.25		0.25		tck	11	
t <sub>WP<sub>ST</sub></sub>	DQS Write Postamble Time	0.4		0.4		0.4				
t <sub>DQ<sub>SS</sub></sub>	Write command to first DQS latching transition	0.75	1.25	0.75	1.25	0.75	1.25			
t <sub>DSSK</sub>	UDQS – LDQS Skew (x16)	-0.25	0.25	-0.25	0.25	-0.25	0.25			
t <sub>IS</sub>	Input Setup Time	0.9		0.9		1.2				
t <sub>IH</sub>	Input Hold Time	0.9		0.9		1.2		ns		
t <sub>IPW</sub>	Control & Address input pulse width (for each input)	2.2		2.2		2.5				
t <sub>HZ</sub>	Data-out High-impedance Time from CLK, $\overline{\text{CLK}}$	-0.75	0.75	-0.75	0.75	-0.8	0.8			
t <sub>LZ</sub>	Data-out Low-impedance Time from CLK, $\overline{\text{CLK}}$	-0.75	0.75	-0.75	0.75	-0.8	0.8			
t <sub>T(SS)</sub>	SSTL Input Transition	0.5	1.5	0.5	1.5	0.5	1.5			
t <sub>WTR</sub>	Internal Write to Read command delay	1		1		1		tck		
t <sub>XSNR</sub>	Exit Self Refresh to non-Read command	75		75		80		ns		
t <sub>XSRD</sub>	Exit Self Refresh to Read command	10		10		10		tck		
t <sub>REF</sub>	Refresh Time (8K)		64		64		64	ms		
t <sub>M<sub>RD</sub></sub>	Mode Register Set cycle time	15		15		16		ns		

## AC TEST CONDITIONS


SYMBOL	PARAMETER	VALUE	UNIT	NOTE
V <sub>IH</sub>	Input High voltage (AC)	V <sub>REF</sub> +0.31	V	
V <sub>IL</sub>	Input Low voltage (AC)	V <sub>REF</sub> -0.31	V	
V <sub>REF</sub>	Input reference voltage	0.5xV <sub>DDQ</sub>	V	
V <sub>TT</sub>	Termination voltage	0.5xV <sub>DDQ</sub>	V	
V <sub>SWING</sub>	Input signal peak to peak swing	1.0	V	
V <sub>r</sub>	Differential Clock Input Reference Voltage	V <sub>x</sub> (AC)	V	
V <sub>ID(AC)</sub>	Input Difference Voltage. CLK and $\overline{\text{CLK}}$ inputs (AC)	1.5	V	
SLEW	Input signal minimum slew rate	1.0	V/ns	
V <sub>OTR</sub>	Output timing measurement reference voltage	0.5xV <sub>DDQ</sub>	V	



A.C TEST LOAD

Note:

- (1) Conditions outside the limits listed under “ABSOLUTE MAXIMUM RATINGS” may cause permanent damage to the device.
- (2) All voltages are referenced to V<sub>SS</sub>, V<sub>SSQ</sub>.
- (3) Peak to peak AC noise on V<sub>REF</sub> may not exceed ±2% of V<sub>REF(DC)</sub>.
- (4) V<sub>OH</sub>=1.95V, V<sub>OL</sub>=0.35V
- (5) V<sub>OH</sub>=1.9V, V<sub>OL</sub>=0.4V
- (6) The values of I<sub>OH(DC)</sub> is based on V<sub>DDQ</sub>=2.3V and V<sub>TT</sub>=1.19V.  
The values of I<sub>OL(DC)</sub> is based on V<sub>DDQ</sub>=2.3V and V<sub>TT</sub>=1.11V.
- (7) These parameters depend on the cycle rate and these values are measured at a cycle rate with the minimum values of t<sub>CK</sub> and t<sub>RC</sub>.
- (8) V<sub>TT</sub> is not applied directly to the device. V<sub>TT</sub> is a system supply for signal termination resistors, is expected to be set equal to V<sub>REF</sub> and must track variations in the DC level of V<sub>REF</sub>.
- (9) These parameters depend on the output loading. Specified values are obtained with the output open.
- (10) Transition times are measured between V<sub>IH min(AC)</sub> and V<sub>IL max(AC)</sub>. Transition (rise and fall) of input signals have a fixed slope.
- (11) If the result of nominal calculation with regard to t<sub>CK</sub> contains more than one decimal place, the result is rounded up to the nearest decimal place.  
(i.e., t<sub>DQSS</sub>=0.75×t<sub>CK</sub>, t<sub>CK</sub>=7.5ns, 0.75 × 7.5ns = 5.625ns is rounded up to 5.6ns.)
- (12) V<sub>X</sub> is the differential clock cross point voltage where input timing measurement is referenced.
- (13) V<sub>ID</sub> is magnitude of the difference between CLK input level and  $\overline{\text{CLK}}$  input level.
- (14) V<sub>ISO</sub> means (V<sub>ICK(CLK)</sub> + V<sub>ICK( $\overline{\text{CLK}}$ )</sub>)/2.
- (15) Refer to the figure below.



- (16) t<sub>AC</sub> and t<sub>DQCK</sub> depend on the clock jitter. These timing are measured at stable clock.

## OPERATION MODE

The following table shows the operation commands.

Simplified Truth Table (Note (1) and (2))

Symbol	Command	Device State	CKE <sub>n-1</sub>	CKE <sub>n</sub>	DM <sup>(4)</sup>	BS0, BS1	A10	A12, A11, A9-A0	$\overline{\text{CS}}$	$\overline{\text{RAS}}$	$\overline{\text{CAS}}$	$\overline{\text{WE}}$
ACT	Bank Active	Idle <sup>(3)</sup>	H	X	X	V	V	V	L	L	H	H
PRE	Bank Precharge	Any <sup>(3)</sup>	H	X	X	V	L	X	L	L	H	L
PREA	Precharge All	Any	H	X	X	X	H	X	L	L	H	L
WRIT	Write	Active <sup>(3)</sup>	H	X	X	V	L	V	L	H	L	L
WRITA	Write with Auto	Active <sup>(3)</sup>	H	X	X	V	H	V	L	H	L	L
READ	Read	Active <sup>(3)</sup>	H	X	X	V	L	V	L	H	L	H
READA	Read with Auto	Active <sup>(3)</sup>	H	X	X	V	H	V	L	H	L	H
MRS	Mode Register Set	Idle	H	X	X	L,L	C	C	L	L	L	L
EMRS	Extended Mode	Idle	H	X	X	H,L	V	V	L	L	L	L
NOP	No Operation	Any	H	X	X	X	X	X	L	H	H	H
BST	Burst Read Stop	Active	H	X	X	X	X	X	L	H	H	L
DSL	Device Deselect	Any	H	X	X	X	X	X	H	X	X	X
AREF	Auto Refresh	Idle	H	H	X	X	X	X	L	L	L	H
SELF	Self Refresh Entry	Idle	H	L	X	X	X	X	L	L	L	H
SELEX	Self Refresh Exit	Idle (Self Refresh)	L	H	X	X	X	X	H	X	X	X
									L	H	H	X
PD	Power down mode entry	Idle/Active <sup>(5)</sup>	H	L	X	X	X	X	H	X	X	X
									L	H	H	X
PDEX	Power down mode exit	Any (Power Down)	L	H	X	X	X	X	H	X	X	X
									L	H	H	X
WDE	Data write enable	Active	H	X	L	X	X	X	X	X	X	X
WDD	Data write disable	Active	H	X	H	X	X	X	X	X	X	X

Note:1. V=Valid X=Don't Care L=Low level H=High level

2. CKE<sub>n</sub> signal is input level when commands are issued.

CKE<sub>n-1</sub> signal is input level one clock cycle before the commands are issued.

3. These are state designated by the BS0,BS1 signals.

4. LDM, UDM (W942516AH)

5. Power Down Mode can not entry in the burst cycle.

# W942516AH



Function Truth Table(Note 1)

Current State	$\overline{CS}$	$\overline{RAS}$	$\overline{CAS}$	$\overline{WE}$	Address	Command	Action	Notes
Idle	H	X	X	X	X	DSL	Nop	
	L	H	H	X	X	NOP/BST	Nop	
	L	H	L	H	BS,CA,A10	READ/READ	ILLEGAL	3
	L	H	L	L	BS,CA,A10	WRIT/WRIT	ILLEGAL	3
	L	L	H	H	BS,RA	ACT	Row activating	
	L	L	H	L	BS,A10	PRE/PREA	Nop	
	L	L	L	H	X	AREF/SELF	Refresh or Self refresh	2
	L	L	L	L	Op-Code	MRS/EMRS	Mode register accessing	2
Row active	H	X	X	X	X	DSL	Nop	
	L	H	H	X	X	NOP/BST	Nop	
	L	H	L	H	BS,CA,A10	READ/READ	Begin read: Determine AP	4
	L	H	L	L	BS,CA,A10	WRIT/WRIT	Begin write: Determine AP	4
	L	L	H	H	BS,RA	ACT	ILLEGAL	3
	L	L	H	L	BS,A10	PRE/PREA	Precharge	5
	L	L	L	H	X	AREF/SELF	ILLEGAL	
	L	L	L	L	Op-Code	MRS/EMRS	ILLEGAL	
Read	H	X	X	X	X	DSL	Continue burst to end	
	L	H	H	H	X	NOP	Continue burst to end	
	L	H	H	L	X	BST	Burst stop	
	L	H	L	H	BS,CA,A10	READ/READ	Term burst, new read: Determine AP	6
	L	H	L	L	BS,CA,A10	WRIT/WRIT	ILLEGAL	
	L	L	H	H	BS,RA	ACT	ILLEGAL	3
	L	L	H	L	BS,A10	PRE/PREA	Term burst, precharging	
	L	L	L	H	X	AREF/SELF	ILLEGAL	
Write	L	L	L	L	Op-Code	MRS/EMRS	ILLEGAL	
	H	X	X	X	X	DSL	Continue burst to end	
	L	H	H	H	X	NOP	Continue burst to end	
	L	H	H	L	X	BST	ILLEGAL	
	L	H	L	H	BS,CA,A10	READ/READ	Term burst, start read: Determine AP	6.7
	L	H	L	L	BS,CA,A10	WRIT/WRIT	Term burst, start read: Determine AP	6
	L	L	H	H	BS,RA	ACT	ILLEGAL	3
	L	L	H	L	BS,A10	PRE/PREA	Term burst. precharging	8
L	L	L	H	X	AREF/SELF	ILLEGAL		
L	L	L	L	Op-Code	MRS/EMRS	ILLEGAL		

# W942516AH



Current State	$\overline{CS}$	$\overline{RAS}$	$\overline{CAS}$	$\overline{WE}$	Address	Command	Action	Notes
Read with auto precharge	H	X	X	X	X	DSL	Continue burst to end	
	L	H	H	H	X	NOP	Continue burst to end	
	L	H	H	L	X	BST	ILLEGAL	3
	L	H	L	H	BS,CA,A10	READ/READA	ILLEGAL	
	L	H	L	L	BS,CA,A10	WRIT/WRITA	ILLEGAL	3
	L	L	H	H	BS,RA	ACT	ILLEGAL	3
	L	L	H	L	BS,A10	PRE/PREA	ILLEGAL	
	L	L	L	H	X	AREF/SELF	ILLEGAL	
	L	L	L	L	Op-Code	MRS/EMRS	ILLEGAL	
Write with auto precharge	H	X	X	X	X	DSL	Continue burst to end	
	L	H	H	H	X	NOP	Continue burst to end	
	L	H	H	L	X	BST	ILLEGAL	
	L	H	L	H	BS,CA,A10	READ/READA	ILLEGAL	3
	L	H	L	L	BS,CA,A10	WRIT/WRITA	ILLEGAL	3
	L	L	H	H	BS,RA	ACT	ILLEGAL	3
	L	L	H	L	BS,A10	PRE/PREA	ILLEGAL	3
	L	L	L	H	X	AREF/SELF	ILLEGAL	
	L	L	L	L	Op-Code	MRS/EMRS	ILLEGAL	
Precharging	H	X	X	X	X	DSL	Nop- > Idle after trp	
	L	H	H	H	X	NOP	Nop- > Idle after trp	
	L	H	H	L	X	BST	ILLEGAL	
	L	H	L	H	BS,CA,A10	READ/READA	ILLEGAL	3
	L	H	L	L	BS,CA,A10	WRIT/WRITA	ILLEGAL	3
	L	L	H	H	BS,RA	ACT	ILLEGAL	3
	L	L	H	L	BS,A10	PRE/PREA	ILLEGAL	
	L	L	L	H	X	AREF/SELF	ILLEGAL	
	L	L	L	L	Op-Code	MRS/EMRS	ILLEGAL	
Row activating	H	X	X	X	X	DSL	Nop- > Row active after trcd	
	L	H	H	H	X	NOP	Nop- > Row active after trcd	
	L	H	H	L	X	BST	ILLEGAL	
	L	H	L	H	BS,CA,A10	READ/READA	ILLEGAL	3
	L	H	L	L	BS,CA,A10	WRIT/WRITA	ILLEGAL	3
	L	L	H	H	BS,RA	ACT	ILLEGAL	3
	L	L	H	L	BS,A10	PRE/PREA	ILLEGAL	3
	L	L	L	H	X	AREF/SELF	ILLEGAL	
	L	L	L	L	Op-Code	MRS/EMRS	ILLEGAL	



Current State	$\overline{CS}$	$\overline{RAS}$	$\overline{CAS}$	$\overline{WE}$	Address	Command	Action	Notes
Write recovering	H	X	X	X	X	DSL	Nop- >dle after trc	
	L	H	H	H	X	NOP	Nop- >Idle after trc	
	L	H	H	L	X	BST	ILLEGAL	
	L	H	L	H	BS,CA,A	READ/READA	ILLEGAL	3
	L	H	L	L	BS,CA,A	WRIT/WRITA	ILLEGAL	3
	L	L	H	H	BS,RA	ACT	ILLEGAL	3
	L	L	H	L	BS,A10	PRE/PREA	ILLEGAL	3
	L	L	L	H	X	AREF/SELF	ILLEGAL	
Write recovering with auto precharge	H	X	X	X	X	DSL	Nop- >Enter precharge after twr	
	L	H	H	H	X	NOP	Nop- >Enter precharge after twr	
	L	H	H	L	X	BST	ILLEGAL	
	L	H	L	H	BS,CA,A	READ/READA	ILLEGAL	3
	L	H	L	L	BS,CA,A	WRIT/WRITA	ILLEGAL	3
	L	L	H	H	BS,RA	ACT	ILLEGAL	3
	L	L	H	L	BS,A10	PRE/PREA	ILLEGAL	3
	L	L	L	H	X	AREF/SELF	ILLEGAL	
Refreshing	H	X	X	X	X	DSL	Nop- >Idle after trc	
	L	H	H	H	X	NOP	Nop- >Idle after trc	
	L	H	H	L	X	BST	ILLEGAL	
	L	H	L	H	X	READ/WRIT	ILLEGAL	
	L	L	H	X	X	ACT/PRE/PREA	ILLEGAL	
	L	L	L	X	X	AREF/SELF/MRS/EMRS	ILLEGAL	
Mode register accessing	H	X	X	X	X	DSL	Nop- >Row after tMRD	
	L	H	H	H	X	NOP	Nop- >Row after tMRD	
	L	H	H	L	X	BST	ILLEGAL	
	L	H	L	X	X	READ/WRIT	ILLEGAL	
	L	L	X	X	X	ACT/PRE/PREA/AREF/S	ILLEGAL	

- Note: 1. All entries assume that CKE was active (High level) during the preceding clock cycle and the current clock cycle.
2. Illegal if any bank is not idle.
  3. Illegal to bank in specified states; Function may be legal in the bank indicated by Bank Address (BS), depending on the state of that bank.
  4. Illegal if trCD is not satisfied.
  5. Illegal if trAS is not satisfied.
  6. Must satisfy burst interrupt condition.
  7. Must avoid bus contention, bus turn around, and/or satisfy write recovery requirements.
  8. Must mask preceding data which don't satisfy twr

Remark: H = High level, L = Low level, X = High or Low level (Don't care), V=Valid data



Function Truth Table for CKE

Current State	CKE		$\overline{CS}$	$\overline{RAS}$	$\overline{CAS}$	$\overline{WE}$	Address	Action	Notes
	n-1	n							
Self refresh	H	X	X	X	X	X	X	INVALID	
	L	H	H	X	X	X	X	Exit Self Refresh- >Idle after tXSNR	
	L	H	L	H	H	X	X	Exit Self Refresh- >Idle after tXSNR	
	L	H	L	H	L	X	X	ILLEGAL	
	L	H	L	L	X	X	X	ILLEGAL	
	L	L	X	X	X	X	X	Maintain Self Refresh	
Power Down	H	X	X	X	X	X	X	INVALID	
	L	H	X	X	X	X	X	Enter Power down- >Idle after tIS	
	L	L	X	X	X	X	X	Maintain power down mode	
All banks idle	H	H	X	X	X	X	X	Refer to Function Truth Table	
	H	L	H	X	X	X	X	Enter Power down	2
	H	L	L	H	H	X	X	Enter Power down	2
	H	L	L	L	L	H	X	Self Refresh	1
	H	L	L	H	L	X	X	ILLEGAL	
	H	L	L	L	X	X	X	ILLEGAL	
	L	X	X	X	X	X	X	Power down	2
Row Active	H	H	X	X	X	X	X	Refer to Function Truth Table	
	H	L	H	X	X	X	X	Enter Power down	2
	H	L	L	H	H	X	X	Enter Power down	2
	H	L	L	L	L	H	X	ILLEGAL	
	H	L	L	H	L	X	X	ILLEGAL	
	H	L	L	L	X	X	X	ILLEGAL	
	L	X	X	X	X	X	X	Power down	
Any state other than listed above	H	H	X	X	X	X	X	Refer to Function Truth Table	


Note: 1. Self refresh can enter only from the all banks idle state.

2. Power down can enter only from bank idle or row active state.

Remark: H = High level, L = Low level, X = High or Low level (Don't care), V=Valid data



**SIMPLIFIED STATE DIAGRAM**





## FUNCTIONAL DESCRIPTION

### 1. Power Up Sequence

- (1) Apply power and attempt to CKE at a low state( $\leq 0.2V$ )  
(all other inputs may be undefined)
  - 1) Apply  $V_{DD}$  before or at the same time as  $V_{DDQ}$ .
  - 2) Apply  $V_{DDQ}$  before or at the same time as  $V_{TT}$  and  $V_{REF}$ .
- (2) Start Clock and maintain stable condition for 200 $\mu s$ (min).
- (3) After stable power and clock, apply NOP and take CKE high.
- (4) Issue EMRS (Extended Mode Register Set) to enable DLL and establish Output Driver Type.
- (5) Issue MRS (Mode Register Set) to reset DLL and set device to idle with bit A8.  
(an additional 200 cycles(min) of clock are required for DLL Lock)
- (6) Issue precharge command for all banks of the device.
- (7) Issue two or more Auto Refresh commands.
- (8) Issue MRS-Initialize device operation.  
(If device operation mode is set at sequence 5, sequence 8 can be skipped.)

### 2. Command Function

#### 2-1 Bank Activate command

( $\overline{RAS} = "L"$ ,  $\overline{CAS} = "H"$ ,  $\overline{WE} = "H"$ , BS0, BS1=Bank, A0 to A12=Row Address)

The Bank Activate command activates the bank designated by the BS (Bank address) signal. Row addresses are latched on A0 to A12 when this command is issued and the cell data is read out of the sense amplifiers. The maximum time that each bank can be held in the active state is specified as  $t_{RAS(max)}$ . After this command is issued, Read or Write operation can be executed.

#### 2-2 Bank Precharge command

( $\overline{RAS} = "L"$ ,  $\overline{CAS} = "H"$ ,  $\overline{WE} = "L"$ , BS0, BS1=Bank, A10="L", A0 to A9, A11, A12=Don't care)

The Bank Precharge command precharges the bank designated by BS. The precharged bank is switched from the active state to the idle state.

#### 2-3 Precharge All command

( $\overline{RAS} = "L"$ ,  $\overline{CAS} = "H"$ ,  $\overline{WE} = "L"$ , BS0, BS1=Don't care, A10="H", A0 to A9, A11, A12= Don't care)

The Precharge All command precharges all banks simultaneously. Then all banks are switched to the idle state.

#### 2-4 Write command

( $\overline{RAS} = "H"$ ,  $\overline{CAS} = "L"$ ,  $\overline{WE} = "L"$ , BS0, BS1=Bank, A10="L", A0 to A9, A11=Column Address)

The write command performs a Write operation to the bank designated by BS. The write data are latched at both edges of DQS. The length of the write data (Burst Length) and column access sequence (Addressing Mode) must be in the Mode Register at power-up prior to the Write operation.

#### 2-5 Write with Auto Precharge command



( $\overline{\text{RAS}} = \text{"H"}$ ,  $\overline{\text{CAS}} = \text{"L"}$ ,  $\overline{\text{WE}} = \text{"L"}$ , BS0, BS1=Bank, A10="H", A0 to A9, A11=Column Address)

The Write with Auto Precharge command performs the Precharge operation automatically after the Write operation. This command must not be interrupted by any other commands.

#### 2-6 Read command

( $\overline{\text{RAS}} = \text{"H"}$ ,  $\overline{\text{CAS}} = \text{"L"}$ ,  $\overline{\text{WE}} = \text{"H"}$ , BS0, BS1=Bank, A10="L", A0 to A9, A11=Column Address)

The Read command performs a Read operation to the bank designated by BS. The read data are synchronized with both edges of DQS. The length of read data (Burst Length), Addressing Mode and  $\overline{\text{CAS}}$  Latency (access time from  $\overline{\text{CAS}}$  command in a clock cycle) must be programmed in the Mode Register at power-up prior to the Read operation.

#### 2-7 Read with Auto Precharge command

( $\overline{\text{RAS}} = \text{"H"}$ ,  $\overline{\text{CAS}} = \text{"L"}$ ,  $\overline{\text{WE}} = \text{"H"}$ , BS0, BS1=Bank, A10="H", A0 to A9, A11=Column Address)

The Read with Auto precharge command automatically performs the Precharge operation after the Read operation.

1)  $\text{READA} \geq t_{\text{RAS}}(\text{min}) - (\text{BL}/2) \times t_{\text{CK}}$

Internal precharge operation begins after BL/2 cycle from Read with Auto Precharge command.

2)  $t_{\text{RCD}}(\text{min}) \leq \text{READA} < t_{\text{RAS}}(\text{min}) - (\text{BL}/2) \times t_{\text{CK}}$

Data can be read with shortest latency, but the internal Precharge operation does not begin until after  $t_{\text{RAS}}(\text{min})$  has completed.

This command must not be interrupted by any other command.

#### 2-8 Mode Register Set command

( $\overline{\text{RAS}} = \text{"L"}$ ,  $\overline{\text{CAS}} = \text{"L"}$ ,  $\overline{\text{WE}} = \text{"L"}$ , BS0="L", BS1="L", A0 to A12=Register Data)

The Mode Register Set command programs the values of  $\overline{\text{CAS}}$  latency, Addressing Mode, Burst Length and DLL reset in the Mode Register. The default values in the Mode Register after power-up are undefined, therefore this command must be issued during the power-up sequence. Also, this command can be issued while all banks are in the idle state. Refer to the table for specific codes.

#### 2-9 Extended Mode Register Set command

( $\overline{\text{RAS}} = \text{"L"}$ ,  $\overline{\text{CAS}} = \text{"L"}$ ,  $\overline{\text{WE}} = \text{"L"}$ , BS0="H", BS1="L", A0 to A12=Register data)

The Extended Mode Register Set command can be implemented as needed for function extensions to the standard (SDR-SDRAM). Currently the only available mode in EMRS is DLL enable/disable, decoded by A0. The default value of the extended mode register is not defined; therefore this command must be issued during the power-up sequence for enabling DLL. Refer to the table for specific codes.

#### 2-10 No-Operation command

( $\overline{\text{RAS}} = \text{"H"}$ ,  $\overline{\text{CAS}} = \text{"H"}$ ,  $\overline{\text{WE}} = \text{"H"}$ )

The No-Operation command simply performs no operation (same command as Device Deselect).

#### 2-11 Burst Read stop command



( $\overline{\text{RAS}} = \text{"H"}$ ,  $\overline{\text{CAS}} = \text{"H"}$ ,  $\overline{\text{WE}} = \text{"L"}$ )

The Burst stop command is used to stop the burst operation. This command is only valid during a Burst Read operation.

#### 2-12 Device Deselect command

( $\overline{\text{CS}} = \text{"H"}$ )

The Device Deselect command disables the command decoder so that the  $\overline{\text{RAS}}$ ,  $\overline{\text{CAS}}$ ,  $\overline{\text{WE}}$  and Address inputs are ignored. This command is similar to the No-Operation command.

#### 2-13 Auto Refresh command

( $\overline{\text{RAS}} = \text{"L"}$ ,  $\overline{\text{CAS}} = \text{"L"}$ ,  $\overline{\text{WE}} = \text{"H"}$ ,  $\text{CKE} = \text{"L"}$ , BS0, BS1, A0 to A12=Don't care)

The Auto Refresh command is used to refresh the row address provided by the internal refresh counter. The Refresh operation must be performed 8192 times within 64ms. The next command can be issued after tREF from the end of the Auto Refresh command. When the Auto Refresh command is used, all banks must be in the idle state.

#### 2-14 Self Refresh Entry command

( $\overline{\text{RAS}} = \text{"L"}$ ,  $\overline{\text{CAS}} = \text{"L"}$ ,  $\overline{\text{WE}} = \text{"H"}$ ,  $\text{CKE} = \text{"L"}$ , BS0, BS1, A0 to A12=don't care)

The Self Refresh Entry command is used to enter Self Refresh mode. While the device is in Self Refresh mode, all input and output buffer (except the CKE buffer) are disabled and the Refresh operation is automatically performed. Self Refresh mode is exited by taking CKE "high" (the Self Refresh Exit command). During self refresh, DLLI is disable.

#### 2-15 Self Refresh Exit command

( $\text{CKE} = \text{"L"}$ ,  $\overline{\text{CS}} = \text{"H"}$  or  $\text{CKE} = \text{"H"}$ ,  $\overline{\text{RAS}} = \text{"H"}$ ,  $\overline{\text{CAS}} = \text{"H"}$ )

This command is used to exit from Self Refresh mode. Any subsequent commands can be issued after tXSNR (tXSRD for Read Command) from the end of this command.

#### 2-16 Data Write Enable /Disable command

(DM="L/H" or LDM, UDM="L/H")

During a Write cycle, the DM or LDM, UDM signal functions as Data Mask and can control every word of the input data. The LDM signal controls DQ0 to DQ7 and UDM signal controls DQ8 to DQ15.

### 3. Read Operation

Issuing the Bank Activate command to the idle bank puts it into the active state. When the Read command is issued after tRCD from the Bank Activate command, the data is read out sequentially, synchronized with both edges of DQS (Burst Read operation). The initial read data becomes available after  $\overline{\text{CAS}}$  latency from the issuing of the Read command. The  $\overline{\text{CAS}}$  latency must be set in the Mode Register at power-up.

When the Precharge Operation is performed on a bank during a Burst Read and operation, the Burst operation is terminated.

When the Read with Auto Precharge command is issued, the Precharge operation is performed automatically after the Read cycle, then the bank is switched to the idle state. This command cannot be interrupted by any other commands. Refer to the diagrams for Read operation.



## 4. Write Operation

Issuing the Write command after  $t_{RCD}$  from the bank activate command. The input data is latched sequentially, synchronizing with both edges (rising & falling) of DQS after the Write command (Burst write operation). The burst length of the Write data (Burst Length) and Addressing Mode must be set in the Mode Register at power-up.

When the Precharge operation is performed in a bank during a Burst Write operation, the Burst operation is terminated.

When the Write with Auto Precharge command is issued, the Precharge operation is performed automatically after the Write cycle, then the bank is switched to the idle state. The Write with Auto Precharge command cannot be interrupted by any other command for the entire burst data duration.

Refer to the diagrams for Write operation.

## 5. Precharge

There are two Commands, which perform the precharge operation (Bank Precharge and Precharge All). When the Bank Precharge command is issued to the active bank, the bank is precharged and then switched to the idle state. The Bank Precharge command can precharge one bank independently of the other bank and hold the unprecharged bank in the active state. The maximum time each bank can be held in the active state is specified as  $t_{RAS(max)}$ . Therefore, each bank must be precharged within  $t_{RAS(max)}$  from the bank activate command.

The Precharge All command can be used to precharge all banks simultaneously. Even if banks are not in the active state, the Precharge All command can still be issued. In this case, the Precharge operation is performed only for the active bank and the precharge bank is then switched to the idle state.

## 6. Burst Termination

When the Precharge command is used for a bank in a Burst cycle, the Burst operation is terminated. When Burst Read cycle is interrupted by the Precharge command, read operation is disabled after clock cycle of ( $\overline{CAS}$  latency) from the Precharge command. When the Burst Write cycle is interrupted by the Precharge command, the input circuit is reset at the same clock cycle at which the precharge command is issued. In this case, the DM signal must be asserted "high" during  $t_{WR}$  to prevent writing the invalidated data to the cell array.

When the Burst Read Stop command is issued for the bank in a Burst Read cycle, the Burst Read operation is terminated. The Burst read Stop command is not supported during a write burst operation. Refer to the diagrams for Burst termination.

## 7. Refresh Operation

Two types of Refresh operation can be performed on the device: Auto Refresh and Self Refresh. By repeating the Auto Refresh cycle, each bank in turn refreshed automatically. The Refresh operation must be performed 8192 times (rows) within 64ms. The period between the Auto Refresh command and the next command is specified by  $t_{RFC}$ .

Self Refresh mode enter issuing the Self Refresh command (CKE asserted "low"). while all banks are in the idle state. The device is in Self Refresh mode for as long as cke held "low". In the case of 8192 burst Auto Refresh commands, 8192 burst Auto Refresh commands must be performed within 7.8us before entering and after exiting the Self Refresh mode. In the case of distributed Auto Refresh commands, distributed auto refresh commands must be issued every 7.8us and the last distributed



Auto Refresh commands must be performed within 7.8us before entering the self refresh mode. After exiting from the Self Refresh mode, the refresh operation must be performed within 7.8us. In Self Refresh mode, all input/output buffers are disabled, resulting in lower power dissipation (except CKE buffer). Refer to the diagrams for Refresh operation.

## **8. Power Down Mode**

Two types of Power Down Mode can be performed on the device: Active Standby Power Down Mode and Precharge Standby Power Down Mode.

When the device enters the Power Down Mode, all input/output buffers and DLL are disabled resulting in low power dissipation (except CKE buffer).

Power Down Mode is entered by asserting CKE "low" while the device is not running a burst cycle. Taking CKE "high" can exit this mode. When CKE goes high, a No operation command must be input at the next CLK rising edge. Refer to the diagrams for Power Down Mode.



## 9. Mode Register Operation

The mode register is programmed by the Mode Register Set command (MRS/EMRS) when all banks are in the idle state. The data to be set in the Mode Register is transferred using the A0 to A12 and BS0, BS1 address inputs.

The Mode Register designates the operation mode for the read or write cycle. The register is divided into five fields: (1) Burst Length field to set the length of burst data (2) Addressing Mode selected bit to designate the column access sequence in a Burst cycle (3)  $\overline{\text{CAS}}$  Latency field to set the access time in clock cycle (4) DLL reset field to reset the dll (5) Regular/Extended Mode Register field to select a type of MRS (Regular/Extended MRS). EMRS cycle can be implemented the extended function (DLL enable/Disable mode)

The initial value of the Mode Register (including EMRS) after power up is undefined; therefore the Mode Register Set command must be issued before power operation.

### (1) Burst Length field (A2 to A0)

This field specifies the data length for column access using the A2 to A0 pins and sets the Burst Length to be 2, 4, and 8 words.

A2	A1	A0	Burst Length
0	0	0	Reserved
0	0	1	2 words
0	1	0	4 words
0	1	1	8 words
1	x	x	Reserved

### (2) Addressing Mode Select (A3)

The Addressing Mode can be one of two modes; Interleave mode or Sequential Mode, When the A3 bit is "0", Sequential mode is selected. When the A3 bit is "1", Interleave mode is selected. Both addressing Mode support burst length 2, 4, and 8 words.

A3	Addressing mode
0	Sequential
1	Interleave



- Address sequence of Sequential mode

A column access is performed by incrementing the column address input to the device. The address is varied by the Burst Length as the following.

Addressing Sequence of Sequential Mode

DATA	ACCESS ADDRESS	BURST LENGTH
Data 0	n	2 words (address bits is A0) No carried from A0 to A1
Data 1	n + 1	
Data 2	n + 2	4 words (address bit A0, A1) Not carried from A1 to A2
Data 3	n + 3	
Data 4	n + 4	8 words(address bits A2, A1 and A0) Not carried from A2 to A3
Data 5	n + 5	
Data 6	n + 6	
Data 7	n + 7	

- Addressing sequence of Interleave mode

A Column access is started from the inputted column address and is performed by interleaving the address bits in the sequence shown as the following.

Address Sequence for Interleave Mode

DATA	ACCESS ADDRESS	BURST LENGTH
Data 0	A8 A7 A6 A5 A4 A3 A2 A1 A0	2 words
Data 1	A8 A7 A6 A5 A4 A3 A2 A1 $\bar{A}0$	
Data 2	A8 A7 A6 A5 A4 A3 A2 $\bar{A}1$ A0	4 words
Data 3	A8 A7 A6 A5 A4 A3 A2 $\bar{A}1$ $\bar{A}0$	
Data 4	A8 A7 A6 A5 A4 A3 $\bar{A}2$ A1 A0	8 words
Data 5	A8 A7 A6 A5 A4 A3 $\bar{A}2$ A1 $\bar{A}0$	
Data 6	A8 A7 A6 A5 A4 A3 $\bar{A}2$ $\bar{A}1$ A0	
Data 7	A8 A7 A6 A5 A4 A3 $\bar{A}2$ $\bar{A}1$ $\bar{A}0$	





(3)  $\overline{\text{CAS}}$  Latency field (A6 to A4)

This field specifies the number of clock cycles from the assertion of the Read command to the first data read. The minimum values of  $\overline{\text{CAS}}$  Latency depends on the frequency of CLK.

A6	A5	A4	$\overline{\text{CAS}}$ Latency
0	0	0	Reserved
0	0	1	Reserved
0	1	0	2
0	1	1	Reserved
1	0	0	Reserved
1	0	1	Reserved
1	1	0	2.5
1	1	1	Reserved

(4) DLL Reset bit (A8)

This bit is used to reset DLL. When the A8 bit is "1", DLL is reset.

(5) Mode Register /Extended Mode register change bits (BS0, BS1)

These bits are used to select MRS/EMRS.

BS1	BS0	A12-A0
0	0	Regular MRS cycle
0	1	Extended MRS cycle
1	x	Reserved

(6) Extended Mode Register field

1) DLL Switch field (A0)

This bit is used to select DLL enable or disable

A0	DLL
0	Enable
1	Disable

2) Output Driver Size Control field (A1)

This bit is used to select Output Driver Size, both Full strength and Half strength are based on JEDEC standard.

A1	Output driver
0	Full strength
1	Half strength

(7) Reserved field

- Test mode entry bit (A7)

This bit is used to enter Test mode and must be set to "0" for normal operation.

- Reserved bits (A9, A10, A11, A12)

These bits are reserved for future operations. They must be set to "0" for normal operation.

## PACKAGE DIMENSION

### 66L TSOP - 400 mil

