

# **WCMA1008C1X**

# 128K x 8 Static RAM

#### **Features**

- Voltage Range
  - -4.5V-5.5V
- · Low active power
  - Typical active current: 6 mA @ f = f<sub>max</sub> (70 ns speed)
- · Low standby current
- · Automatic power-down when deselected
- · TTL-compatible inputs and outputs
- Easy memory expansion with CE<sub>1</sub>, CE<sub>2</sub>, and OE features
- CMOS for optimum speed/power

#### **Functional Description**

The WCMA1008C1X is a high-performance CMOS static RAM organized as 128K words by 8 bits. Easy memory expansion is provided by an active LOW Chip Enable (CE<sub>1</sub>), an active HIGH Chip Enable (CE<sub>2</sub>), an active LOW Output Enable


 $(\overline{OE})$ , and three-state drivers. This device has an automatic power-down feature that reduces power consumption by more than 75% when deselected.

Writing to the device is accomplished by taking Chip Enable 1  $(\overline{CE}_1)$  and Write Enable  $(\overline{WE})$  inputs LOW and Chip Enable 2  $(CE_2)$  input HIGH. Data on the eight I/O pins (I/O $_0$  through I/O $_7$ ) is then written into the location specified on the address pins (A $_0$  through A $_{16}$ ).

Reading from the device is accomplished by taking Chip Enable 1 ( $CE_1$ ) and Output Enable (OE) LOW while forcing Write Enable (WE) and Chip Enable 2 ( $CE_2$ ) HIGH. Under these conditions, the contents of the memory location specified by the address pins will appear on the I/O pins.

The eight input/output pins (I/O<sub>0</sub> through I/O<sub>7</sub>) are placed in a high-impedance state when the device is deselected ( $\overline{CE}_1$  HIGH or  $CE_2$  LOW), the outputs are disabled ( $\overline{OE}$  HIGH), or during a write operation ( $\overline{CE}_1$  LOW,  $CE_2$  HIGH, and  $\overline{WE}$  LOW)

The WCMA1008C1X is available in a standard 32-pin 450-mil-wide body width SOIC and 32-pin TSOP type I.





#### **Maximum Ratings**

(Above which the useful life may be impaired. For user guidelines, not tested.) Storage Temperature ......-65°C to +150°C Ambient Temperature with Power Applied......-55°C to +125°C Supply Voltage on V<sub>CC</sub> to Relative GND ...... -0.5V to +7.0V DC Voltage Applied to Outputs in High Z State  $^{[1]}$  .....-0.5V to  $^{[1]}$  +0.5V DC Input Voltage<sup>[1]</sup>.....-0.5V to V<sub>CC</sub> +0.5V Current into Outputs (LOW) ......20 mA Static Discharge Voltage......2001V (per MIL-STD-883, Method 3015) Latch-Up Current .....>200 mA

### **Product Portfolio**

						Power Dissipation			
						Operating, Icc		Standb	y (I <sub>SB2</sub> )
		V <sub>CC</sub> Range	•			f = f <sub>max</sub>			
Product	Min.	<b>Typ.</b> <sup>[2]</sup>	Max.	Speed	Temp.	<b>Typ.</b> <sup>[2]</sup>	Max.	<b>Typ.</b> <sup>[2]</sup>	Max.
WCMA1008C1X	4.5 V	5.0V	5.5V	70 ns	Ind'l	6 mA	15 mA	4 μA	20 μΑ
WCWATOOCTA	4.5 V	3.0 v	3.5 V	55 ns	IIIGI	7.5 mA	20 mA	4 μΛ	20 μΑ

## **Operating Range**

Range	Ambient Temperature	V <sub>CC</sub>
Industrial	-40°C to +85°C	4.5V-5.5V

<sup>1.</sup>  $V_{IL}$  (min.) = -2.0V for pulse durations of less than 20 ns. www.DagaS Typical values are measured at  $V_{CC}$  = 5V,  $T_A$  = 25°C, and are included for reference only and are not tested or guaranteed.




## **Electrical Characteristics** Over the Operating Range

Param-			WCMA1008C1X-55			WCMA1008C1X-70			
eter	Description	Test Conditions	Min.	<b>Typ</b> . <sup>[2]</sup>	Max.	Min.	<b>Typ</b> . <sup>[2]</sup>	Max.	Units
V <sub>OH</sub>	Output HIGH Voltage	$V_{CC} = Min., I_{OH} = -1 mA$	2.4			2.4			V
V <sub>OL</sub>	Output LOW Voltage	$V_{CC} = Min., I_{OL} = 2.1 \text{ mA}$			0.4			0.4	V
V <sub>IH</sub>	Input HIGH Voltage		2.2		V <sub>CC</sub> +0.3	2.2		V <sub>CC</sub> +0.3	V
V <sub>IL</sub>	Input LOW Voltage		-0.3		0.8	-0.3		0.8	V
I <sub>IX</sub>	Input Leakage Current	$GND \le V_I \le V_{CC}$	-1		+1	-1		+1	μΑ
I <sub>OZ</sub>	Output Leakage Current	$GND \leq V_I \leq V_{CC}, \ Output \ Disabled$	-1		+1	-1		+1	μА
I <sub>CC</sub>	V <sub>CC</sub> Operating Supply Current	$f=f_{MAX}=1/t_{RC}$ $I_{OUT}=0$ mA $V_{CC}=Max.,$		7.5	20		6	15	mA
I <sub>SB1</sub>	Automatic CE Power-Down Current —TTL Inputs	$\begin{aligned} &\text{Max. V}_{\text{CC}}, \overline{\text{CE}}_1 \geq \text{V}_{\text{IH}}, \text{CE}_2 < \text{V}_{\text{IH}} \\ &\text{V}_{\text{IN}} \geq \text{V}_{\text{IH}} \text{ or V}_{\text{IN}} \leq \text{V}_{\text{IL}}, \text{f} = \text{f}_{\text{MAX}} \end{aligned}$		0.1	2		0.1	1	mA
I <sub>SB2</sub>	Automatic CE Power-Down Current —CMOS Inputs	$\begin{array}{l} \text{Max. V}_{CC},  \overline{CE}_1 \geq V_{CC} - \\ 0.3 \text{V}, \text{CE}_2 < 0.3 \\ \text{V}_{\text{IN}} \geq V_{CC} - 0.3 \text{V},  \text{or}  \text{V}_{\text{IN}} \leq \\ 0.3 \text{V},  f = 0 \end{array}$		2.5	15			15	μА

# Capacitance<sup>[3]</sup>

Parameter	Description	Test Conditions	Max.	Unit
C <sub>IN</sub>	Input Capacitance	$T_A = 25^{\circ}C, f = 1 \text{ MHz},$	9	pF
C <sub>OUT</sub>	Output Capacitance	$V_{CC} = 5.0V$	9	pF

### **AC Test Loads and Waveforms**



## Note:

3. Tested initially and after any design or process changes that may affect these parameters.



# Switching Characteristics<sup>[4]</sup> Over the Operating Range

		5	55	7	70	
Parameter	Description	Min.	Max.	Min.	Max.	Uni
READ CYCLE					•	
t <sub>RC</sub>	Read Cycle Time	55		70		ns
t <sub>AA</sub>	Address to Data Valid		55		70	ns
t <sub>OHA</sub> Data Hold from Address Change		5		5		ns
t <sub>ACE</sub>	CE <sub>1</sub> LOW to Data Valid, CE <sub>2</sub> HIGH to Data Valid		55		70	ns
t <sub>DOE</sub>	OE LOW to Data Valid		20		35	ns
t <sub>LZOE</sub>	OE LOW to Low Z <sup>[5]</sup>	0		0		ns
t <sub>HZOE</sub>	OE HIGH to High Z <sup>[5, 6]</sup>		20		25	ns
t <sub>LZCE</sub>	CE <sub>1</sub> LOW to Low Z, CE <sub>2</sub> HIGH to Low Z <sup>[5]</sup>	5		5		ns
t <sub>HZCE</sub>	CE <sub>1</sub> HIGH to High Z, CE <sub>2</sub> LOW to High Z <sup>[5, 6]</sup>		20		25	ns
t <sub>PU</sub>	CE <sub>1</sub> LOW to Power-Up, CE <sub>2</sub> HIGH to Power-Up	0		0		ns
t <sub>PD</sub>	CE <sub>1</sub> HIGH to Power-Down, CE <sub>2</sub> LOW to Power-Down		55		70	ns
WRITE CYCLE <sup>[7]</sup>					•	
t <sub>WC</sub>	Write Cycle Time	55		70		ns
t <sub>SCE</sub>	CE <sub>1</sub> LOW to Write End, CE <sub>2</sub> HIGH to Write End	45		60		ns
t <sub>AW</sub>	Address Set-Up to Write End	45		60		ns
t <sub>HA</sub>	Address Hold from Write End	0		0		ns
t <sub>SA</sub> ataSheet4U.com	Address Set-Up to Write Start	0		0		ns
t <sub>PWE</sub>	WE Pulse Width	45		50		ns
t <sub>SD</sub>	Data Set-Up to Write End	25		30		ns
t <sub>HD</sub>	Data Hold from Write End	0		0		ns
t <sub>LZWE</sub>	WE HIGH to Low Z <sup>[5, 6]</sup>	5		5		ns
t <sub>HZWE</sub>	WE LOW to High Z <sup>[6]</sup>		20		25	ns

#### Notes:

Test conditions assume signal transition time of 5 ns or less, timing reference levels of 1.5V, input pulse levels of 0 to 3.0V, and output loading of the specified I<sub>QL</sub>I<sub>OH</sub> and 100-pF load capacitance.

At any given temperature and voltage condition, t<sub>HZCE</sub> is less than t<sub>LZCE</sub>, t<sub>HZCE</sub> is less than t<sub>LZCE</sub>, and t<sub>HZWE</sub> is less than t<sub>LZWE</sub> for any given device.

t<sub>HZOE</sub>, t<sub>HZCE</sub>, and t<sub>HZWE</sub> are specified with a load capacitance of 5 pF as in part (b) of AC Test Loads. Transition is measured ±500 mV from steady-state voltage.

The internal write time of the memory is defined by the overlap of CE<sub>1</sub> LOW and CE<sub>2</sub> HIGH, and WE LOW. CE<sub>1</sub> and WE must be LOW and CE<sub>2</sub> HIGH to initiate a write, and the transition of any of these signals can terminate the write. The input data set-up and hold timing should be referenced to the leading edge of the signal that terminates the write that terminates the write.






# Data Retention Characteristics (Over the Operating Range)

Parameter	Description	Conditions	Min.	<b>Typ.</b> <sup>[2]</sup>	Max.	Unit
$V_{DR}$	V <sub>CC</sub> for Data Retention		2.0			V
I <sub>CCDR</sub>	Data Retention Current	$\begin{split} & \frac{V_{CC}}{CE_1} = V_{DR} = 3.0V, \\ & CE_1 \geq V_{CC} - 0.3V, \\ & CE_2 < 0.3V \\ & V_{IN} \geq V_{CC} - 0.3V \text{ or,} \\ & V_{IN} \leq 0.3V \end{split}$		1.5	20	μА
t <sub>CDR</sub> <sup>[3]</sup>	Chip Deselect to Data Retention Time		0			ns
t <sub>R</sub> <sup>[8]</sup>	Operation Recovery Time		70			ns


## **Data Retention Waveform**






## **Switching Waveforms**

## Read Cycle No.1<sup>[9, 10]</sup>



# Read Cycle No. 2 (OE Controlled)[10, 11]




#### Notes:

- 8. Full Device operatin requires linear V<sub>CC</sub> ramp from V<sub>DR</sub> to V<sub>CC(min)</sub> ≥ 100 μs or stable at V<sub>cc(min)</sub> ≥ 100 μs.
  9. Device is continuously selected. OE, CE<sub>1</sub> = V<sub>IL</sub>, CE<sub>2</sub> = V<sub>IH</sub>
  www.Datao.hem WE is HIGH for read cycle.
  11. Address valid prior to or coincident with CE<sub>1</sub> transition LOW and CE<sub>2</sub> transition HIGH.




# Switching Waveforms (continued)

# Write Cycle No. 1 (WE Controlled)<sup>[7. 12, 13]</sup>



# Write Cycle No. 2 ( $\overline{\text{CE}}_1$ or $\text{CE}_2$ Controlled)<sup>[7, 12, 13]</sup>




#### Notes:

- 12. If CE<sub>1</sub> goes HIGH and CE<sub>2</sub> LOW simultaneously with WE going HIGH, the output remains in a high-impedance state.
   13. Data I/O is high-impedance if OE = V<sub>IH</sub>.
   14. During this period the I/Os are in the output state and input signals should not be applied.



# Switching Waveforms (continued)

Write Cycle No.3 ( $\overline{\text{WE}}$  Controlled,  $\overline{\text{OE}}$  LOW)<sup>[12]</sup>



# **Truth Table**

CE <sub>1</sub>	CE <sub>2</sub>	OE	WE	I/O <sub>0</sub> – I/O <sub>7</sub>	Mode	Power
Н	Х	Х	Х	High Z	Power-Down	Standby (I <sub>SB</sub> )
Х	L	Х	Х	High Z	Power-Down	Standby (I <sub>SB</sub> )
L	Н	L	Н	Data Out	Read	Active (I <sub>CC</sub> )
L	Н	Х	L	Data In	Write	Active (I <sub>CC</sub> )
L	Н	Н	Н	High Z	Selected, Outputs Disabled	Active (I <sub>CC</sub> )







# **Ordering Information**

Speed (ns)	Ordering Code	Package Name	Package Type	Operating Range
70	WCMA1008C1X-GF70	G32	32-Lead (450-Mil) Molded SOIC	
70	WCMA1008C1X-TF70	T32	32-Lead TSOP	Industrial
55	WCMA1008C1X-GF55	G32	32-Lead (450-Mil) Molded SOIC	muusmai
33	WCMA1008C1X-TF55	T32	32-Lead TSOP	

# **Package Diagrams**

### 32-Lead (450 MIL) Molded SOIC, G32








# Package Diagrams (continued)

### 32-Lead Thin Small Outline Package T32







Document Title: WCMA1008C1X, 128K x 8 Static RAM								
REV.	REV. Spec # ECN # Issue Date Orig. of Change Description of Change							
**	38-14022	115241	4/24/2002	MGN	New Datasheet			