

# 128K x 16 Static RAM

#### **Features**

- · Low voltage range:
  - -1.65V-1.95V
- · Ultra-low active power
  - Typical Active Current: 0.5 mA @ f = 1 MHz
  - Typical Active Current: 1.5 mA @ f = f<sub>max</sub>
- · Low standby power
- Easy memory expansion with CE and OE features
- Automatic power-down when deselected
- · CMOS for optimum speed/power

#### **Functional Description**


The WCMB2016R4X is a high-performance CMOS static RAM organized as 128K words by 16 bits. This device features advanced circuit design to provide ultra-low active current. This device is ideal for portable applications such as cellular telephones. The device also has an automatic power-down feature that significantly reduces power consumption by 99% when addresses are not toggling. The device can also be put into standby mode when deselected (CE HIGH or both BLE

and  $\overline{\rm BHE}$  are HIGH). The input/output pins (I/O<sub>0</sub> through I/O<sub>15</sub>) are placed in a high-impedance state when: deselected (CE HIGH), outputs are disabled ( $\overline{\rm OE}$  HIGH), both Byte High Enable and Byte Low Enable are disabled (BHE, BLE HIGH), or during a write operation ( $\overline{\rm CE}$  LOW, and  $\overline{\rm WE}$  LOW).

Writing to the device is accomplished by taking Chip Enable  $(\overline{CE})$  and Write Enable  $(\overline{WE})$  inputs LOW. If Byte Low Enable (BLE) is LOW, then data from I/O pins (I/O $_0$  through I/O $_7$ ), is written into the location specified on the address pins (A $_0$  through A $_{16}$ ). If Byte High Enable (BHE) is LOW, then data from I/O pins (I/O $_8$  through I/O $_{15}$ ) is written into the location specified on the address pins (A $_0$  through A $_{16}$ ).

Reading from the device is accomplished by taking Chip Enable ( $\overline{\text{CE}}$ ) and Output Enable ( $\overline{\text{OE}}$ ) LOW while forcing the Write Enable ( $\overline{\text{WE}}$ ) HIGH. If Byte Low Enable ( $\overline{\text{BLE}}$ ) is LOW, then data from the memory location specified by the address pins will appear on I/O $_0$  to I/O $_7$ . If Byte High Enable ( $\overline{\text{BHE}}$ ) is LOW, then data from memory will appear on I/O $_8$  to I/O $_{15}$ . See the Truth Table at the back of this data sheet for a complete description of read and write modes.


The WCMB2016R4X is available in a 48-ball FBGA package.





# Pin Configuration<sup>[1, 2]</sup>





## **Maximum Ratings**

(Above which the useful life may be impaired. For user guidelines, not tested.) Storage Temperature ......-65°C to +150°C Ambient Temperature with Supply Voltage to Ground Potential .....-0.2V to +2.4V

DC Voltage Applied to Outputs in High Z State <sup>[3]</sup>	
DC Input Voltage <sup>[3]</sup>	$-0.2V$ to $V_{CC}$ + $0.2V$
Output Current into Outputs (LOW)	20 mA
Static Discharge Voltage(per MIL-STD-883, Method 3015)	>2001V
Latch-Up Current	>200 mA

# www.Doperating Range

Device	Range	Ambient Temperature	V <sub>CC</sub>
WCMB2016R4X	Industrial	−40°C to +85°C	1.65V to 1.95V

#### **Product Portfolio**

					Power Dissipation (Industrial)						
Product	V <sub>CC</sub> Range		V <sub>CC</sub> Range		Speed		Operating (I <sub>CC</sub> )			Standby (I <sub>SB2</sub> )	
Froduct				Speeu	f = 1MHz		f =	f <sub>max</sub>	Stariuby	('SB2)	
	V <sub>CC(min.)</sub>	V <sub>CC(typ.)</sub> <sup>[4]</sup>	V <sub>CC(max.)</sub>		Typ. <sup>[4]</sup>	Max.	Typ. <sup>[4]</sup>	Max.	Typ. <sup>[4]</sup>	Max.	
WCMB2016R4X	1.65V	1.80V	1.95V	70 ns	0.5 mA	2 mA	1.5 mA	6 mA	1 μΑ	8 μΑ	

#### Notes:

- NC pins are not connected to the die. E3 (DNU) can be left as NC or Vss to ensure proper application.  $V_{\rm IL}({\rm min})$  = -2.0V for pulse durations less than 20 ns.
- Typical values are included for reference only and are not guaranteed or tested. Typical values are measured at  $V_{CC} = V_{CC(typ)}$ ,  $T_A = 25^{\circ}C$ .





# **Electrical Characteristics** Over the Operating Range

			V				
Param- eter	Description	Test Conditions		Min.	Typ. <sup>[4]</sup>	Max.	Unit
V <sub>OH</sub>	Output HIGH Voltage	$I_{OH} = -0.1 \text{ mA}$	V <sub>CC</sub> = 1.65V	1.4			V
V <sub>OL</sub>	Output LOW Voltage	I <sub>OL</sub> = 0.1 mA	V <sub>CC</sub> = 1.65V			0.2	V
V <sub>IH</sub>	Input HIGH Voltage			1.4		V <sub>CC</sub> + 0.2V	V
V <sub>IL</sub>	Input LOW Voltage			-0.2		0.4	V
I <sub>IX</sub>	Input Leakage Current	$GND \le V_1 \le V_{CC}$	-1		+1	μΑ	
I <sub>OZ</sub>	Output Leakage Cur- rent	$GND \leq V_O \leq V_CC,  C$	-1		+1	μΑ	
	V <sub>CC</sub> Operating Supply	$f = f_{MAX} = 1/t_{RC}$	$V_{CC} = 1.95V$		1.5	6	mA
Icc	Current	f = 1 MHz	I <sub>OUT</sub> = 0 mA CMOS levels		0.5	2	mA
I <sub>SB1</sub>	Automatic CE Power-Down Current— CMOS Inputs	$\label{eq:control_control} \begin{split} \overline{CE} &\geq V_{CC} - 0.2 V, \\ V_{IN} &\geq V_{CC} - 0.2 V, \ V_{IN} \leq f \\ f &= f_{\begin{subarray}{c} MAX \\ E = 0 \end{subarray}} \underbrace{(Address\ and f = 0\ (OE, \begin{subarray}{c} WE, \begin{subarray}{c} BHE \ address \ add$		1	8	μΑ	
I <sub>SB2</sub>	Automatic CE Power-Down Cur- rent— CMOS Inputs	$\overline{CE} \ge V_{CC} - 0.2V$ $V_{IN} \ge V_{CC} - 0.2V$ or $V_{CC} = 0$ , $V_{CC} = 1.95V$	V <sub>IN</sub> ≤ 0.2V,				·

# Capacitance<sup>[5]</sup>

Parameter	Description	Test Conditions	Max.	Unit
C <sub>IN</sub>	Input Capacitance	$T_A = 25$ °C, f = 1 MHz,	6	pF
C <sub>OUT</sub>	Output Capacitance	$V_{CC} = V_{CC(typ)}$	8	pF

# **Thermal Resistance**


www.D	Description	Test Conditions	Symbol	BGA	Units
	re1 '	Still Air, soldered on a 4.25 x 1.125 inch, 4-layer printed circuit board	$\Theta_{JA}$	55	°C/W
	Thermal Resistance (Junction to Case) <sup>[5]</sup>		Θ <sub>JC</sub>	16	°C/W

#### Note:

<sup>5.</sup> Tested initially and after any design or process changes that may affect these parameters.



### **AC Test Loads and Waveforms**



Equivalent to: THÉVENIN EQUIVALENT


> OUTPUT -**⊸** ∨

Parameters	1.8V	UNIT
R1	13500	Ohms
R2	10800	Ohms
R <sub>TH</sub>	6000	Ohms
V <sub>TH</sub>	0.80	Volts

## Data Retention Characteristics (Over the Operating Range)

Parameter	Description	Conditions	Min.	Typ. <sup>[4]</sup>	Max.	Unit
V <sub>DR</sub>	V <sub>CC</sub> for Data Retention		1.0		1.95	V
I <sub>CCDR</sub>	Data Retention Current	$\begin{aligned} & \frac{V_{CC}}{CE} = 1.0V \\ & \frac{E}{CE} \ge V_{CC} - 0.2V, \\ & V_{IN} \ge V_{CC} - 0.2V \text{ or } V_{IN} \le 0.2V \end{aligned}$		0.5	5	μΑ
t <sub>CDR</sub> <sup>[5]</sup>	Chip Deselect to Data Retention Time		0			ns
tp[6] v.DataSheet4U.com	Operation Recovery Time		t <sub>RC</sub>			ns

# $\ \, {\bf Data} \,\, {\bf Retention} \,\, {\bf Waveform}^{[7]} \\$



#### Notes:

- Full device operation requires linear  $V_{CC}$  ramp from  $V_{DR}$  to  $V_{CC(min)} \ge 100~\mu s$  or stable at  $V_{CC(min)} \ge 100~\mu s$ .

  BHE is the AND of both BHE and BLE. Chip can be deselected by either disabling the chip enable signals or by disabling both BHE and BLE.



# Switching Characteristics Over the Operating Range<sup>[8]</sup>

		WCMB2	2016R4X	
Parameter	Description	Min.	Max.	Unit
READ CYCLE				
t <sub>RC</sub>	Read Cycle Time	70		ns
t <sub>AA</sub>	Address to Data Valid		70	ns
t <sub>OHA</sub>	Data Hold from Address Change	10		ns
t <sub>ACE</sub>	CE LOW to Data Valid		70	ns
t <sub>DOE</sub>	OE LOW to Data Valid		35	ns
t <sub>LZOE</sub>	OE LOW to Low Z <sup>[9]</sup>	5		ns
t <sub>HZOE</sub>	OE HIGH to High Z <sup>[9, 10]</sup>		25	ns
t <sub>LZCE</sub>	CE LOW to Low Z <sup>[9]</sup>	10		ns
t <sub>HZCE</sub>	CE HIGH to High Z <sup>[9, 10]</sup>		25	ns
t <sub>PU</sub>	CE LOW to Power-Up	0		ns
t <sub>PD</sub>	CE HIGH to Power-Down		70	ns
t <sub>DBE</sub>	BLE / BHE LOW to Data Valid		70	ns
t <sub>LZBE</sub>	BLE / BHE LOW to Low Z <sup>[9]</sup>	5		ns
t <sub>HZBE</sub>	BLE / BHE HIGH to High Z <sup>[9, 10]</sup>		25	ns
WRITE CYCLE	[11]			
t <sub>WC</sub>	Write Cycle Time	70		ns
t <sub>SCE</sub>	CE LOW to Write End	60		ns
t <sub>AW</sub>	Address Set-Up to Write End	60		ns
t <sub>HA</sub>	Address Hold from Write End	0		ns
t <sub>SA</sub>	Address Set-Up to Write Start	0		ns
t <sub>PWE</sub>	WE Pulse Width	50		ns
t <sub>BW</sub>	BLE / BHE LOW to Write End	60		ns
ataSheet4U.com	Data Set-Up to Write End	30		ns
t <sub>HD</sub>	Data Hold from Write End	0		ns
t <sub>HZWE</sub>	WE LOW to High Z <sup>[9, 10]</sup>		25	ns
t <sub>LZWE</sub>	WE HIGH to Low Z <sup>[9]</sup>	10		ns

#### Note:


Test conditions assume signal transition time of 5 ns or less, timing reference levels of  $V_{CC(typ)}/2$ , input pulse levels of 0 to  $V_{CC(typ)}$ , and output loading of the specified  $I_{OL}/I_{OH}$  and 30 pF load capacitance. At any given temperature and voltage condition,  $t_{HZCE}$  is less than  $t_{LZCE}$ ,  $t_{HZBE}$  is less than  $t_{LZDE}$ ,  $t_{HZCE}$  is less than  $t_{LZOE}$ , and  $t_{HZWE}$  is less than  $t_{LZOE}$ , and  $t_{HZWE}$  is less than  $t_{LZDE}$  for any given device.  $t_{HZCE}$ ,  $t_{HZDE}$ ,  $t_{HZDE}$  and  $t_{HZWE}$  transitions are measured when the outputs enter a high impedence state. The internal write time of the memory is defined by the overlap of WE,  $CE = V_{IL}$ , BHE and/or BLE  $= V_{IL}$ . All signals must be ACTIVE to initiate a write and any of these signals can terminate a write by going INACTIVE. The data input set-up and hold timing should be referenced to the edge of the signal that terminates the write.



# **Switching Waveforms**

## [12, 13] Read Cycle No. 1(Address Transition Controlled) $t_{RC}$ **ADDRESS** $t_{OHA}$ DATA OUT PREVIOUS DATA VALID DATA VALID

# Read Cycle No. 2 (OE Controlled) [13, 14]





#### Notes:

- Device is continuously selected. OE, CE = V<sub>IL</sub>, BHE and/or BLE = V<sub>IL</sub>.
   WE is HIGH for read cycle.
   Address valid prior to or coincident with CE, BHE, BLE, transition LOW.



# **Switching Waveforms**






- 15. Data I/O is high impedance if OE = V<sub>IH</sub>.
  16. If CE goes HIGH simultaneously with WE HIGH, the output remains in a high-impedance state.
  17. During this period, the I/Os are in output state and input signals should not be applied.




# **Switching Waveforms**

# Write Cycle No. 3 (WE Controlled, OE LOW) [16]




# Write Cycle No. 4 (BHE/BLE Controlled, OE LOW)[16]







# **Typical DC and AC Characteristics**

(Typical values are included for reference only and are not guaranteed or tested. Typical values are measured at  $V_{CC} = V_{CC(typ)}$  Typ,  $T_A = 25^{\circ}C$ .)







#### www.DataSheet4U.com

### **Truth Table**

CE	WE	OE	BHE	BLE	Inputs/Outputs	Mode	Power
Н	Х	Х	Х	Х	High Z	Deselect/Power-Down	Standby (I <sub>SB</sub> )
Х	Х	Х	Н	Н	High Z	Deselect/Power-Down	Standby (I <sub>SB</sub> )
L	Н	L	L	L	Data Out (I/O <sub>O</sub> -I/O <sub>15</sub> )	Read	Active (I <sub>CC</sub> )
L	Н	L	Н	L	Data Out (I/O <sub>O</sub> –I/O <sub>7</sub> ); I/O <sub>8</sub> –I/O <sub>15</sub> in High Z	Read	Active (I <sub>CC</sub> )
L	Н	L	L	Н	Data Out (I/O <sub>8</sub> –I/O <sub>15</sub> ); I/O <sub>0</sub> –I/O <sub>7</sub> in High Z	Read	Active (I <sub>CC</sub> )
L	Н	Н	L	L	High Z	Output Disabled	Active (I <sub>CC</sub> )
L	Н	Н	Н	L	High Z	Output Disabled	Active (I <sub>CC</sub> )
L	Н	Н	L	Н	High Z	Output Disabled	Active (I <sub>CC</sub> )
L	L	Х	L	L	Data In (I/O <sub>O</sub> -I/O <sub>15</sub> )	Write	Active (I <sub>CC</sub> )
L	L	Х	Н	L	Data In (I/O <sub>O</sub> –I/O <sub>7</sub> ); I/O <sub>8</sub> –I/O <sub>15</sub> in High Z	Write	Active (I <sub>CC</sub> )
L	L	Х	L	Н	Data In (I/O <sub>8</sub> -I/O <sub>15</sub> ); I/O <sub>0</sub> -I/O <sub>7</sub> in High Z	Write	Active (I <sub>CC</sub> )






## **Ordering Information**


Speed (ns)	Ordering Code	Package Name	Package Type	Operating Range
70	WCMB2016R4X-FF70	FB48A	48-Ball Fine Pitch BGA	Industrial


## **Package Diagrams**

# 48-Ball (6.0 mm x 8.0 mm x 1.0 mm) Fine Pitch BGA, FB48A

<u>Top View</u> <u>Bottom View</u>







**WCMB2016R4X** 



Document Title: WCMB2016R4X, 128K x 16 Static RAM								
REV.	Spec #	ECN#	Issue Date	Orig. of Change	Description of Change			
**	38-14011	115226	4/24/2002	MGN	New Data Sheet			

www.DataSheet4U.com