

WD5869 Dynamic Shift Register

MARCH, 1981

FEATURES


- DUAL 640 BIT
- ADDITIONAL TAPS AT 512 ON EACH REGISTER
- INTERNAL CLOCKING
- HIGH SPEED
- 3 STATE OUTPUT BUFFER

GENERAL DESCRIPTION

The WD5869 Dual 640 Bit Dynamic Shift Register is a monolithic MOS integrated circuit designed for use in computer display peripherals. The clocks and recirculate logic are internal to reduce system component count, and 3 state output buffers provide bus interface. The WD5869 is available in a 16 pin molded plastic package, or a 16 pin ceramic package.

APPLICATIONS

- CRT DISPLAYS
- COMPUTER PERIPHERALS
- CRYPTOGRAPHY



SPECIFICATIONS

ABSOLUTE MAXIMUM RATINGS

Data and Clock Input Voltage and Supply Voltages with respect to VSS

+0.3V to -20V

Power Dissipation

800mW at TA = 25°C

Storage Temperature

-55°C to +125°C (Plastic Package)
-65°C to +150°C (Ceramic Package)

ELECTRICAL CHARACTERISTICS (DC)

TA = 0°C to + 50°C, VSS = +5V ± 5%, VDD = -5V + 5%, VGG = -12V ± 5%

SYMBOL	PARAMETER	MIN	MAX	UNITS	CONDITIONS
I _{DD}	POWER SUPPLY CURRENT		-50	mA	
	DATA INPUT LEVELS				
V _{IL}	Logical Low Level	V _{SS} -17.9	V _{SS} -4.2	V	
V _{IH}	Logical High Level	V _{SS} -1.7	V _{SS} +0.3	V	
I _{IL}	DATA INPUT LEAKAGE		10	μA	V _{IN} = -5V; All other Pins GND
C _{di}	DATA INPUT CAPACITANCE		10	pf	V _{IN} = 0V; f = 1MHZ, All other Pins GND
	CLOCK INPUT LEVELS				
V _{OH}	Logical High Level	V _{SS} -1.0	V _{SS} +0.3	V	
V _{OL}	Logical Low Level	V _{SS} -17.9	V _{SS} -14.5	V	
I _{CL}	CLOCK INPUT LEAKAGE		10	μA	V _O = -17.9V; All other Pins GND
C _{ci}	CLOCK INPUT CAPACITANCE		200	pf	V _O = 0V; f = 1MHZ, All other Pins GND
	DATA OUTPUT LEVELS				
V _{OH}	Logical High Level	2.4		V	I Source = -50mA
V _{OL}	Logical Low Level		V _{SS} -0.4	V	I Sink = 1.6 mA

TABLE 1 D.C. PARAMETERS

SYMBOL	PARAMETER	MIN	MAX	UNITS	CONDITIONS
	CLOCK FREQUENCY	10	2000	KHz	$\theta_{tr} = \theta_{tf} = 20 \text{ ns}$
$\theta_{pw \text{ in}}$	CLOCK PULSE WIDTH, In	0.15	1.0	μs	$\theta_{tf} + \theta_{pw} + \theta_{tr} \leq 3.0 \mu\text{s}$
$\theta_{pw \text{ out}}$	CLOCK PULSE WIDTH, Out	1	1	$\theta_{pw \text{ in}}$	
$\theta_{d \text{ rising}}$	CLOCK PHASE DELAY TIME, from rising edge	10		ns	
$\theta_{d \text{ falling}}$	CLOCK PHASE DELAY TIME, from falling edge	10		ns	
θ_{tr}	CLOCK TRANSITION TIME, rising edge		1.0	μs	$\theta_{tf} + \theta_{pw} + \theta_{tr} \leq 3.0 \mu\text{s}$
θ_{tf}	CLOCK TRANSITION TIME, falling edge		1.0	μs	
θ_{ds}	DATA INPUT SET-UP TIME	80		ns	
θ_{dh}	DATA INPUT HOLD TIME	40		ns	
θ_{pdL}	DATA OUTPUT PROPAGATION DELAY, to low level		200	ns	
θ_{pdH}	DATA OUTPUT PROPAGATION DELAY, to high level		200	ns	

TABLE 2 A.C. PARAMETERS





Figure 3 WD5869 TIMING DIAGRAM



WD5869J CERAMIC PACKAGE

WD5869K PLASTIC PACKAGE

Information furnished by Western Digital Corporation is believed to be accurate and reliable. However, no responsibility is assumed by Western Digital Corporation for its use; nor any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Western Digital Corporation. Western Digital Corporation reserves the right to change said circuitry at anytime without notice.