# 1Mx36 Synchronous Pipeline Burst NBL SRAM

### **FEATURES**

- Fast clock speed: 166, 150, 133, and 100MHz
- Fast access times: 3.5ns, 3.8ns, 4.2ns, and 5.0ns
- Fast OE# access times: 3.5ns, 3.8ns, 4.2ns, and 5.0ns
- Single  $+3.3V \pm 5\%$  power supply (Vcc)
- Snooze Mode for reduced-standby power
- Individual Byte Write control
- Clock-controlled and registered addresses, data I/Os and control signals
- Burst control (interleaved or linear burst)
- Packaging:
  - 119-bump BGA package
- Low capacitive bus loading


This product is subject to change without notice.

# **DESCRIPTION**

The WEDC SyncBurst — SRAM family employs highspeed, low-power CMOS designs that are fabricated using an advanced CMOS process. WEDC's 32Mb SyncBurst SRAMs integrate two 1M x 18 SRAMs into a single BGA package to provide 1M x 36 configuration. All synchronous inputs pass through registers controlled by a positive-edge-triggered single-clock input (CLK). The NBL or No Bus Latency Memory utilizes all the bandwidth in any combination of operating cycles. Address, data inputs, and all control signals except output enable and linear burst order are synchronized to input clock. Burst order control must be tied "High or Low." Asynchronous inputs include the sleep mode enable (ZZ). Output Enable controls the outputs at any given time. Write cycles are internally self-timed and initiated by the rising edge of the clock input. This feature eliminates complex off-chip write pulse generation and provides increased timing flexibility for incoming signals.

### FIGURE 1 – PIN CONFIGURATION

			(Top	View)			
	1	2	3	4	5	6	7
Α	Vcc	SA	SA	SA	SA	SA	Vcc
В	SA	CE2	SA	ADV#	SA	CE <sub>2</sub> #	NC
С	NC	SA	SA	VCC	SA	SA	NC
D	DQC	DQPC	Vss	NC	Vss	DQPB	DQB
Е	DQC	DQC	Vss	CE <sub>1</sub> #	Vss	DQB	DQB
F	Vcc	DQC	Vss	OE#	Vss	DQB	Vcc
G	DQC	DQC	BWc#	SA	BW <sub>B</sub> #	DQB	DQB
Н	DQC	DQC	Vss	WE#	Vss	DQB	DQB
J	Vcc	Vcc	NC	Vcc	NC	Vcc	Vcc
K	DQD	DQD	Vss	CLK	Vss	DQA	DQA
L	DQD	DQD	BWb#	NC	BWa#	DQA	DQA
M	Vcc	DQD	Vss	CKE#	Vss	DQA	Vcc
N	DQD	DQD	Vss	SA1	Vss	DQA	DQA
Р	DQD	DQPD	Vss	SA0	Vss	DQPA	DQA
R	NC	SA	LBO	Vcc	NC	SA	NC
Т	NC	NC	SA	SA	SA	NC	ZZ
U	Vcc	NC	NC	NC	NC	NC	Vcc



### **FUNCTION DESCRIPTION**

The WED2ZL361MV is an NBL SSRAM designed to sustain 100% bus bandwidth by eliminating turnaround cycle when there is transition from Read to Write, or vice versa. All inputs (with the exception of OE#, LBO and ZZ) are synchronized to rising clock edges.

All read, write and deselect cycles are initiated by the ADV# input. Subsequent burst addresses can be internally generated by the burst advance pin (ADV#). ADV# should be driven to Low once the device has been deselected in order to load a new address for next operation.

Clock Enable (CKE) pin allows the operation of the chip to be suspended as long as necessary. When CKE is high, all synchronous inputs are ignored and the internal device registers will hold their previous values. NBL SSRAM latches external address and initiates a cycle when CKE and ADV are driven low at the rising edge of the clock.

Output Enable (OE) can be used to disable the output at any given time. Read operation is initiated when at the rising edge of the clock, the address presented to the address inputs are latched in the address register, CKE is driven low, the write enable input signals WE# are driven high, and ADV# driven low. The internal array is read between the first rising edge and the second rising edge of the clock and the data is latched in the output register. At the second clock edge the data is driven out of the SRAM. During read operation OE# must be driven low for the device to drive out the requested data.

Write operation occurs when WE# is driven low at the rising edge of the clock. BW#[d:a] can be used for byte write operation. The pipe-lined NBL SSRAM uses a late-late write cycle to utilize 100% of the bandwidth. At the first rising edge of the clock, WE# and address are registered, and the data associated with that address is required two cycle later.

Subsequent addresses are generated by ADV High for the burst access as shown below. The starting point of the burst seguence is provided by the external address. The burst address counter wraps around to its initial state upon completion. The burst sequence is determined by the state of the LBO pin. When this pin is low, linear burst sequence is selected. And when this pin is high, Interleaved burst sequence is selected.

During normal operation, ZZ must be driven low. When ZZ is driven high, the SRAM will enter a Power Sleep Mode after 2 cycles. At this time, internal state of the SRAM is preserved. When ZZ returns to low, the SRAM operates after 2 cycles of wake up time.

### **BURST SEQUENCE TABLE**

(Interleaved Burst, LBO = High)

		Case 1		Cas	se 2	Cas	Case 3		se 4
LBO Pin	High	A1	A0	A1	A0	A1	A0	A1	A0
First Address	0	0	0	1	1	0	1	1	
	0	1	0	0	1	1	1	0	
<b> </b>	1	0	1	1	0	0	0	1	
Fourth Addre	ess	1	1	1	0	0	1	0	0

NOTE 1: LBO pin must be tied to High or Low, and Floating State must not be allowed.

(Linear Burst, LBO = Low)

		Case 1		Cas	Case 2		Case 3		Case 4	
LBO Pin	High	A1	A0	A1	A0	A1	A0	A1	A0	
First Address		0	0	0	1	1	0	1	1	
		0	1	1	0	1	1	0	0	
		1	0	1	1	0	0	0	1	
Fourth Addre	ess	1	1	0	0	0	1	1	0	

### **TRUTH TABLES**

# **Synchronous Truth Table**

CEx#	ADV#	WE#	BWx#	OE#	CKE#	CLK	Address Accessed	Operation
Н	L	Х	Х	Х	L	1	N/A	Deselect
Х	Н	Х	Х	Х	L	1	N/A	Continue Deselect
L	L	Н	Х	L	L	1	External Address	Begin Burst Read Cycle
Х	Н	Х	Х	L	L	1	Next Address	Continue Burst Read Cycle
L	L	Н	Х	Н	L	1	External Address	NOP/Dummy Read
Х	Н	Х	Х	Н	L	1	Next Address	Dummy Read
L	L	L	L	Х	L	1	External Address	Begin Burst Write Cycle
Х	Н	Х	L	Х	L	1	Next Address	Continue Burst Write Cycle
L	L	L	Н	Х	L	1	N/A	NOP/Write Abort
Х	Н	Х	Н	Х	L	1	Next Address	Write Abort
Х	Х	Х	Х	Х	Н	1	Current Address	Ignore Clock

#### NOTES:

- 1. X means "Don't Care."
- 2. The rising edge of clock is symbolized by (  $\uparrow$  )
- 3. A continue deselect cycle can only be entered if a deselect cycle is executed first.
- WRITE# = L means Write operation in WRITE TRUTH TABLE.
  WRITE# = H means Read operation in WRITE TRUTH TABLE.
- 5. Operation finally depends on status of asynchronous input pins (ZZ and OE#).
- 6. CEx# refers to the combination of CE1#, CE2# and CE2#.

### **Write Truth Table**

WE#	BWa#	BWb#	BWc#	BWd#	Operation
Н	Х	Х	Х	Х	Read
L	L	Н	Н	Н	Write Byte a
L	Н	L	Н	Н	Write Byte b
L	Н	Н	L	Н	Write Byte c
L	Н	Н	Н	L	Write Byte d
L	L	L	L	L	Write All Bytes
L	Н	Н	Н	Н	Write Abort/NOP

#### NOTES:

- 1. X means "Don't Care."
- 2. All inputs in this table must meet setup and hold time around the rising edge of CLK (  $\uparrow$  ).

### **Absolute Maximum Ratings\***

Voltage on Vcc Supply Relative to Vss	-0.3V to +4.6V
Vin (DQx)	-0.3V to +4.6V
Vin (Inputs)	-0.3V to +4.6V
Storage Temperature (BGA)	-65°C to +150°C
Short Circuit Output Current	100mA

<sup>\*</sup> Stress greater than those listed under "Absolute Maximum Ratings: may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions greater than those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

### Recommended DC Operating Conditions Voltage Referenced to:

 $V_{SS} = 0V$ ,  $= 0^{\circ}C \le T_A \le +70^{\circ}C$ ; Commercial or  $-40^{\circ}C \le T_A \le +85^{\circ}C$ ; Industrial

Description	Symbol	Conditions	Min	Max	Units	Notes
Input High (Logic 1) Voltage	ViH		2.0	Vcc +0.5	V	1
Input Low (Logic 0) Voltage	VIL		-0.3	0.8	V	1
Input Leakage Current	lu	0V ≤ VIN ≤ VCC	-5	5	μA	2
Output Leakage Current	ILO	Output(s) Disabled, 0V ≤ V <sub>IN</sub> ≤ V <sub>CC</sub>	-5	5	μA	
Output High Voltage	Vон	Iон = -4.0mA	2.4	_	V	1
Output Low Voltage	VoL	I <sub>OL</sub> = 8.0mA	-	0.4	V	1
Supply Voltage	Vcc		3.135	3.465	V	1

#### NOTES:

- 1. All voltages referenced to Vss (GND)
- 2. ZZ pin has an internal pull-up, and input leakage =  $\pm$  10 $\mu$ A.

#### **DC Characteristics**

				166	150	133	100		
Description	Symbol	Conditions	Тур	MHz	MHz	MHz	MHz	Units	Notes
Power Supply Current: Operating	ldd	Device Selected; All Inputs ≤ V <sub>IL</sub> or ≥ V <sub>IH</sub> ; Cycle Time = T <sub>CYC</sub> MIN; V <sub>CC</sub> = MAX; Output Open		840	800	760	640	mA	1, 2
Power Supply Current: Standby	I <sub>SB2</sub>	Device Deselected; V <sub>CC</sub> = MAX; All Inputs ≤ V <sub>SS</sub> + 0.2 or V <sub>CC</sub> - 0.2; All Inputs Static; CLK Frequency = 0; ZZ ≤ V <sub>IL</sub>	30	60	60	60	60	mA	2
Power Supply Current: Current	ISB3	Device Selected; All Inputs $\leq$ V <sub>IL</sub> or $\geq$ V <sub>IH</sub> ; Cycle Time = T <sub>CYC</sub> MIN; V <sub>CC</sub> = MAX; Output Open; ZZ $\geq$ V <sub>CC</sub> - 0.2V	30	60	60	60	60	mA	2
Clock Running Standby Current	I <sub>SB4</sub>	Device Deselected; V <sub>CC</sub> = MAX; All Inputs ≤ V <sub>SS</sub> + 0.2 or V <sub>CC</sub> - 0.2; Cycle Time = T <sub>CYC</sub> MIN; ZZ ≤ V <sub>IL</sub>		240	220	180	160	mA	2

#### NOTES:

- I<sub>DD</sub> is specified with no output current and increases with faster cycle times.
  I<sub>DD</sub> increases with faster cycle times and greater output loading.
- 2. Typical values are measured at 3.3V, 25°C, and 10ns cycle time.

### **BGA Capacitance**

Description	Symbol	Conditions	Тур	Max	Units	Notes
Control Input Capacitance	Cı	T <sub>A</sub> = 25°C; f = 1MHz	5	7	pF	1
Input/Output Capacitance (DQ)	Co	T <sub>A</sub> = 25°C; f = 1MHz	6	8	pF	1
Address Capacitance	CA	T <sub>A</sub> = 25°C; f = 1MHz	5	7	pF	1
Clock Capacitance	Сск	T <sub>A</sub> = 25°C; f = 1MHz	3	5	pF	1

NOTES: 1. This parameter is sampled.

#### **AC Characteristics**

Parameter	Symbol	166 Min	MHz Max	150 Min	MHz Max	133I Min	MHz Max	100l Min	MHz Max	Units
Clock Time	Tcyc	6.0		6.7		7.5		10.0		ns
Clock Access Time	tcD	_	3.5	_	3.8	_	4.2	_	5.0	ns
Output enable to Data Valid	toe	_	3.5	_	3.8	_	4.2	_	5.0	ns
Clock High to Output Low-Z	tLZC	1.5	_	1.5	_	1.5	_	1.5	_	ns
Output Hold from Clock High	tон	1.5	_	1.5	_	1.5	_	1.5	_	ns
Output Enable Low to output Low-Z	tlzoe	0.0	_	0.0	_	0.0	_	0.0	_	ns
Output Enable High to Output High-Z	thzoe	_	3.0	_	3.0	_	3.5	_	3.5	ns
Clock High to Output High-Z	tHZC	_	3.0	_	3.0	_	3.5	_	3.5	ns
Clock High Pulse Width	tсн	2.2	_	2.5	_	3.0	_	3.0	_	ns
Clock Low Pulse Width	tcL	2.2	_	2.5	_	3.0	_	3.0	_	ns
Address Setup to Clock High	tas	1.5	_	1.5	_	1.5	_	1.5	_	ns
CKE Setup to Clock High	tces	1.5	_	1.5	_	1.5	_	1.5	_	ns
Data Setup to Clock High	tos	1.5	_	1.5	_	1.5	_	1.5	_	ns
Write Setup to Clock High	tws	1.5	_	1.5	_	1.5	_	1.5	_	ns
Address Advance to Clock High	tadvs	1.5	_	1.5	_	1.5	_	1.5	_	ns
Chip Select Setup to Clock High	tcss	1.5	_	1.5	_	1.5	_	1.5	_	ns
Address Hold to Clock high	tан	0.5	_	0.5	_	0.5	_	0.5	_	ns
CKE Hold to Clock High	tсен	0.5	_	0.5	_	0.5	_	0.5	_	ns
Data Hold to Clock High	tон	0.5	_	0.5	_	0.5	_	0.5	_	ns
Write Hold to Clock High	twн	0.5	_	0.5	_	0.5	_	0.5	_	ns
Address Advance to Clock High	tadvh	0.5	_	0.5	_	0.5	_	0.5	_	ns
Chip Select Hold to Clock High	tсsн	0.5	_	0.5	_	0.5	_	0.5		ns

#### NOTES:


- 1. All Address inputs must meet the specified setup and hold times for all rising clock (CLK) edges when ADV# is sampled low and CEx# is sampled valid. All other synchronous inputs must meet the specified setup and hold times whenever this device is chip selected.
- 2. Chip enable must be valid at each rising edge of CLK (when ADV# is Low) to remain
- 3. A write cycle is defined by WE# low having been registered into the device at ADV Low. A Read cycle is defined by WE# High with ADV# Low. Both cases must meet setup and hold times.

### **AC Test Conditions**

Vss = 0V, =  $0^{\circ}$ C  $\leq$  TA  $\leq$  +70 $^{\circ}$ C, Vcc = 3.3V  $\pm$  5%; Commercial or -40 $^{\circ}$ C  $\leq$  TA  $\leq$  +85 $^{\circ}$ C, Vcc = 3.3V  $\pm$  5%; Industrial

Parameter	Value
Input Pulse Level	0 to 3.0V
Input Rise and Fall Time (Measured at 20% to 80%)	1.0V/ns
Input and Output Timing Reference Levels	1.5V
Output Load	See Output Load (A)


### **Output Load (A)**



\*Including Scope and Jig Capacitance

### Output Load (B)

for a tuze, tuzoe, thzoe, and thze +3.3V  $3.9\,\Omega$ 



### **SNOOZE MODE**


SNOOZE MODE is a low-current, "power-down" mode in which the device is deselected and current is reduced to IsB2Z. The duration of SNOOZE MODE is dictated by the length of time Z is in a HIGH state. After the device enters SNOOZE MODE, all inputs except ZZ become gated inputs and are ignored. ZZ is an asynchronous, active HIGH input that causes the device to enter SNOOZE MODE.

When ZZ becomes a logic HIGH, IsB2z is guaranteed after the setup time tzz is met. Any READ or WRITE operation pending when the device enters SNOOZE MODE is not guaranteed to complete successfully. Therefore, SNOOZE MODE must not be initiated until valid pending operations are completed.


# **SNOOZE MODE**

Description	Conditions	SYMBOL	Min	Max	Units	Notes
Current during SNOOZE MODE	ZZ ≥ V <sub>IH</sub>	I <sub>SB2Z</sub>		10	mA	
ZZ active to input ignored		tzz		2(t <sub>KC</sub> )	ns	1
ZZ inactive to input sampled		trzz	2(tkc)		ns	1
ZZ active to snooze current		tzzı		2(tkc)	ns	1
ZZ inactive to exit snooze current		trzzi			ns	1


### FIGURE 2 - SNOOZE MODE TIMING DIAGRAM




# FIGURE 3 - TIMING WAVEFORM OF READ CYCLE




# FIGURE 4 - TIMING WAVEFORM OF WRITE CYCLE




# FIGURE 5 - TIMING WAVEFORM OF SINGLE READ/WRITE




# FIGURE 6 - TIMING WAVEFORM OF CKE# OPERATION



# FIGURE 7 - TIMING WAVEFORM OF CE# OPERATION



### PACKAGE DIMENSION: 119 BUMP PBGA



ALL LINEAR DIMENSIONS ARE IN MILLIMETERS AND PARENTHETICALLY IN INCHES

### ORDERING INFORMATION

### Commercial Temp Range (0°C to 70°C)

Part Number	Configuration	t <sub>CD</sub> (ns)	Clock (MHz)
WED2ZL361MV35BC	1M x 36	3.5	166
WED2ZL361MV38BC	1M x 36	3.8	150
WED2ZL361MV42BC	1M x 36	4.2	133
WED2ZL361MV50BC	1M x 36	5.0	100

### Industrial Temp Range (-40°C to +85°C)

Part Number	Configuration	t <sub>CD</sub> (ns)	Clock (MHz)
WED2ZL361MV35BI	1M x 36	3.5	166
WED2ZL361MV38BI	1M x 36	3.8	150
WED2ZL361MV42BI	1M x 36	4.2	133
WED2ZL361MV50BI	1M x 36	5.0	100