



128MB - 16Mx64 DDR SDRAM UNBUFFERED

FEATURES

- Double-data-rate architecture
- Bi-directional data strobes (DQS)
- Differential clock inputs (CK & CK#)
- Programmable Read Latency 2,2.5 (clock)
- Programmable Burst Length (2,4,8)
- Programmable Burst type (sequential & interleave)
- Edge aligned data output, center aligned data input
- Auto and self refresh
- Serial presence detect
- JEDEC standard 200 pin SO-DIMM package
- Power supply: 2.5V \pm 0.25V

DESCRIPTION

The WED3DG6417S is a 16Mx64 Double Data Rate SDRAM memory module based on 128Mb DDR SDRAM component. The module consists of eight 16Mx8 DDR SDRAMs in 66 pin TSOP package mounted on a 200 pin FR4 Substrate.

Synchronous design allows precise cycle control with the use of system clock. Data I/O transactions are possible on both edges and Burst Lengths allow the same device to be useful for a variety of high bandwidth, high performance memory system applications.

* This datasheet describes a product that may or may not be under development and is subject to change or cancellation without notice.



PIN CONFIGURATIONS

Pin#	Symbol	Pin#	Symbol	Pin#	Symbol	Pin#	Symbol
1	V _{REF}	51	V _{SS}	101	A9	151	DQ42
2	V _{REF}	52	V _{SS}	102	A8	152	DQ46
3	V _{SS}	53	DQ19	103	V _{SS}	153	DQ43
4	V _{SS}	54	DQ23	104	V _{SS}	154	DQ47
5	DQ0	55	DQ24	105	A7	155	V _{CC}
6	DQ4	56	DQ28	106	A6	156	V _{CC}
7	DQ1	57	V _{CC}	107	A5	157	V _{CC}
8	DQ5	58	V _{CC}	108	A4	158	CK1#
9	V _{CC}	59	DQ25	109	A3	159	V _{SS}
10	V _{CC}	60	DQ29	110	A2	160	CK1
11	DQS0	61	DQS3	111	A1	161	V _{SS}
12	DQM0	62	DQM3	112	A0	162	V _{SS}
13	DQ2	63	V _{SS}	113	V _{CC}	163	DQ48
14	DQ6	64	V _{SS}	114	V _{CC}	164	DQ52
15	V _{SS}	65	DQ26	115	A10/AP	165	DQ49
16	V _{SS}	66	DQ30	116	BA1	166	DQ53
17	DQ3	67	DQ27	117	BA0	167	V _{CC}
18	DQ7	68	DQ31	118	RAS#	168	V _{CC}
19	DQ8	69	V _{CC}	119	WE#	169	DQS6
20	DQ12	70	V _{CC}	120	CAS#	170	DQM6
21	V _{CC}	71	NC	121	CS0	171	DQ50
22	V _{CC}	72	NC	122	CS1	172	DQ54
23	DQ9	73	NC	123	NC	173	V _{SS}
24	DQ13	74	NC	124	NC	174	V _{SS}
25	DQS1	75	V _{SS}	125	V _{SS}	175	DQ51
26	DQM1	76	V _{SS}	126	V _{SS}	176	DQ55
27	V _{SS}	77	DQS8	127	DQ32	177	DQ56
28	V _{SS}	78	NC	128	DQ36	178	DQ60
29	DQ10	79	NC	129	DQ33	179	V _{CC}
30	DQ14	80	NC	130	DQ37	180	V _{CC}
31	DQ11	81	V _{CC}	131	V _{CC}	181	DQ57
32	DQ15	82	V _{CC}	132	V _{CC}	182	DQ61
33	V _{CC}	83	NC	133	DQS4	183	DQS7
34	V _{CC}	84	NC	134	DQM4	184	DQM7
35	CK0	85	NC	135	DQ34	185	V _{SS}
36	V _{CC}	86	NC	136	DQ38	186	V _{SS}
37	CK0#	87	V _{SS}	137	V _{SS}	187	DQ58
38	V _{SS}	88	V _{SS}	138	V _{SS}	188	DQ62
39	V _{SS}	89	CK2*	139	DQ35	189	DQ59
40	V _{SS}	90	V _{SS}	140	DQ39	190	DQ63
41	DQ16	91	CK2*#	141	DQ40	191	V _{CC}
42	DQ20	92	V _{CC}	142	DQ44	192	V _{CC}
43	DQ17	93	V _{CC}	143	V _{CC}	193	SDA
44	DQ21	94	V _{CC}	144	V _{CC}	194	SA0
45	V _{CC}	95	CKE1*	145	DQ41	195	SCL
46	V _{CC}	96	CKE0	146	DQ45	196	SA1
47	DQS2	97	A13	147	DQS5	197	V _{CCSPD}
48	DQM2	98	NC	148	DQM5	198	SA2
49	DQ18	99	A12*	149	V _{SS}	199	V _{CCID}
50	DQ22	100	A11	150	V _{SS}	200	NC


PIN NAMES

A0 – A11	Address input (Multiplexed)
BA0-BA1	Bank Select Address
DQ0-DQ63	Data Input/Output
DQS0-DQS8	Data Strobe Input/Output
CK0,CK1	Clock Input
CK0#, CK1#	Clock Input
CKE0	Clock Enable Input
CS0#	Chip select Input
RAS#	Row Address Strobe
CAS#	Column Address Strobe
WE#	Write Enable
DQM0-DQM7	Data-In Mask
V _{CC}	Power Supply (2.5V)
V _{CCQ}	Power Supply for DQS (2.5V)
V _{SS}	Ground
V _{REF}	Power Supply for Reference
V _{CCSPD}	Serial EEPROM Power Supply (2.3V to 3.6V)
SDA	Serial data I/O
SCL	Serial clock
SA0-SA2	Address in EEPROM
V _{CCID}	V _{CC} Identification Flag
NC	No Connect




* Not Used



FUNCTIONAL BLOCK DIAGRAM



BA0, BA1 → BA0, BA1: DDR SDRAMs
A0-A11 → A0-A11: DDR SDRAMs
RAS# → RAS#: DDR SDRAMs
CAS# → CAS#: DDR SDRAMs
CKE0 → CKE0: DDR SDRAMs
WE# → WE#: DDR SDRAMs



NOTE: All resistor values are 22 ohms unless otherwise specified.



ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Value	Units
Voltage on any pin relative to V _{SS}	V _{IN} , V _{OUT}	-0.5 ~ 3.6	V
Voltage on V _{CC} supply relative to V _{SS}	V _{CC} , V _{CCQ}	-1.0 ~ 3.6	V
Storage Temperature	T _{STG}	-55 ~ +150	°C
Power Dissipation	P _D	8	W
Short Circuit Current	I _{OS}	50	mA

Note:

Permanent device damage may occur if "ABSOLUTE MAXIMUM RATINGS" are exceeded.

Functional operation should be restricted to recommended operating condition.

Exposure to higher than recommended voltage for extended periods of time could affect device reliability.

DC CHARACTERISTICS

(T_A = 0 to 70°C, V_{CC} = 2.5V ±0.2V)

Parameter	Symbol	Min	Max	Unit
Supply Voltage	V _{CC}	2.3	2.7	V
Supply Voltage	V _{CCQ}	2.3	2.7	V
Reference Voltage	V _{REF}	V _{CCQ} /2-50mV	V _{CCQ} /2-50mV	V
Termination Voltage	V _{TT}	V _{REF} -0.04	V _{REF} +0.04	V
Input High Voltage	V _{IH}	V _{REF} +0.15	V _{CCQ} -0.3	V
Input Low Voltage	V _{IL}	-0.3	V _{REF} +0.15	V
Output High Voltage	V _{OH}	V _{TT} +0.76	-	V
Output Low Voltage	V _{OL}	-	V _{TT} -0.76	V

CAPACITANCE

(T_A = 23°C, f = 1MHz, V_{CC} = 3.3V, V_{REF}=1.4V ± 200mV)

Parameter	Symbol	Min	Max	Unit
Input Capacitance (A0-A12)	C _{IN1}	-	45	pF
Input Capacitance (RAS#,CAS#,WE#)	C _{IN2}	-	45	pF
Input Capacitance (CKE0)	C _{IN3}	-	45	pF
Input Capacitance (CK0, CK0#)	C _{IN4}	-	40	pF
Input Capacitance (CS0#)	C _{IN5}	-	44	pF
Input Capacitance (DQM0-DQM8)	C _{IN6}	-	15	pF
Input Capacitance (BA0-BA1)	C _{IN7}	-	45	pF
Data input/output capacitance (DQ0-DQ63)(DQS)	C _{OUT}	-	15	pF



I_{DD} SPECIFICATIONS AND TEST CONDITIONS
 (Recommended operating conditions, TA = 0 to 70°C, V_{CC0} = 2.5V ±0.2V, V_{CC} = 2.5V ±0.2V)

Parameter	Symbol	Conditions	DDR266@CL=2 Max	DDR266@CL=2.5 Max	DDR200@CL=2 Max	Units
Operating Current	I _{DD0}	One device bank; Active = Precharge; t _{RC} =t _{RC} (MIN); t _{CK} =t _{CK} (MIN); DQ, DM and DQS inputs changing once per clock cycle; Address and control inputs changing once every two cycles.	680	680	600	mA
Operating Current	I _{DD1}	One device banks; Active-Read-Precharge; Burst = 2; t _{RC} =t _{RC} (MIN); t _{CK} =t _{CK} (MIN); I _{OUT} =0mA; Address and control inputs changing once per clock cycle.	880	880	800	mA
Precharge Power-Down Standby Current	I _{DD2P}	All device bank idle; Power-down mode; t _{CK} =t _{CK} (MIN); CKE=(low)	32	32	28	mA
Idle Standby Current	I _{DD2F}	CS# = High; All device banks idle; t _{CK} =t _{CK} (MIN); CKE = high; Address and other control inputs changing once per clock cycle. V _{IN} = V _{REF} for DQ, DQS and DM.	200	200	176	mA
Active Power-Down Standby Current	I _{DD3P}	One device bank active; Power-down mode; t _{CK} (MIN); CKE=(low)	280	280	280	mA
Active Standby Current	I _{DD3N}	CS# = High; CKE = High; One device bank; Active-Precharge; t _{RC} =t _{RAS} (MAX); t _{CK} =t _{CK} (MIN); DQ, DM and DQS inputs changing twice per clock cycle; Address and other control inputs changing once per clock cycle	400	400	360	mA
Operating Current	I _{DD4R}	Burst = 2; Reads; Continuous burst; Once device bank active; Address and control inputs changing once per clock cycle; t _{CK} =t _{CK} (MIN); I _{OUT} =0mA	1360	1360	1160	mA
Operating Current	I _{DD4W}	Burst=2; Writes; Continuous burst; Once device bank active; Address and control inputs changing once per clock cycle; t _{CK} =t _{CK} (MIN); DQ,DM and DQS inputs changing twice per clock cycle.	1400	1400	1120	mA
Auto Refresh Current	I _{DD5}	t _{RC} =t _{RC} (MIN)	1520	1520	1280	mA
Self Refresh Current	I _{DD6}	CKE £ 0.2V	16	16	16	mA
Operating Current	I _{DD7A}	Four bank interleaving Reads (BL=4) with auto precharge with t _{RC} =t _{RC} (MIN); t _{CK} =t _{CK} (MIN); Address and control input change only during Active Read or Write commands.	2640	2640	2080	mA

* Mode I_{DD} was calculated on the basis of component I_{DD} and can be differently measured according to DQ loading cap.



DETAILED TEST CONDITIONS FOR DDR SDRAM I_{DD1} & I_{DD7A}

I_{DD1} : OPERATING CURRENT: ONE BANK

- 1. Typical Case : V_{CC} = 2.5V, T = 25°C
- 2. Worst Case : V_{CC} = 2.7V, T = 10°C
- 3. Only one bank is accessed with t_{RC} (min), Burst Mode, Address and Control inputs on NOP edge are changing once per clock cycle.
I_{out} = 0mA
- 4. Timing patterns
-DDR200 (100MHz, CL = 2) : t_{CK} = 10ns, CL2, BL = 4, t_{RCD} = 2*t_{CK}, t_{RAG} = 5*t_{CK}
Read : A0 N R0 N N P0 N A0 N - repeat the same timing with random address changing; 50% of data changing at every burst

-DDR266B (133MHz, CL = 2.5): t_{CK} = 7.5ns, CL = 2.5, BL = 4, t_{RCD} = 3*t_{CK}, t_{RC} = 9*t_{CK}, t_{RAG} = 5*t_{CK}
Read : A0 N N R0 N P0 N N N A0 N - repeat the same timing with random address changing; 50% of data changing at every burst

-DDR266A (133MHz, CL = 2) : t_{CK} = 7.5ns, CL = 2, BL = 4, t_{RCD} = 3*t_{CK}, t_{RC} = 9*t_{CK}, t_{RAG} = 5*t_{CK}
Read : A0 N N R0 N P0 N N N A0 N - repeat the same timing with random address changing; 50% of data changing at every burst

I_{DD7A} : OPERATING CURRENT : FOUR BANK OPERATION

- 1. Typical Case : V_{CC} = 2.5V, T = 25°C
- 2. Worst Case : V_{CC} = 2.7V, T = 10°C
- 3. Four banks are being interleaved with t_{RC} (min), Burst Mode, Address and Control inputs on NOP edge are not changing.
I_{out} = 0mA
- 4. Timing patterns
-DDR200 (100MHz, CL = 2) : t_{CK} = 10ns, CL2, BL = 4, t_{RRD} = 2*t_{CK}, t_{RCD} = 3*t_{CK}, Read with autoprecharge
Read : A0 N A1 R0 A2 R1 A3 R2 A0 R3 A1 R0 - repeat the same timing with random address changing; 100% of data changing at every burst

-DDR266B (133MHz, CL = 2.5) : t_{CK} = 7.5ns, CL = 2.5, BL = 4, t_{RRD} = 2*t_{CK}, t_{RCD} = 3*t_{CK}
Read with autoprecharge
Read : A0 N A1 R0 A2 R1 A3 R2 N R3 A0 N A1 R0 - repeat the same timing with random address changing; 100% of data changing at every burst

-DDR266A (133MHz, CL = 2) : t_{CK} = 7.5ns, CL2 = 2, BL = 4, t_{RRD} = 2*t_{CK}, t_{RCD} = 3*t_{CK}
Read : A0 N A1 R0 A2 R1 A3 R2 N R3 A0 N A1 R0 - repeat the same timing with random address changing; 100% of data changing at every burst

Legend : A = Activate, R = Read, W = Write, P = Precharge, N = NOP,



ORDERING INFORMATION

Part Number	Speed	CAS Latency
WED3EG6417S262D4	133MHz/266Mbps	CL=2
WED3EG6417S265D4	133MHz/266Mbps	CL-2.5
WED3EG6417S202D4	100MHz/200Mbps	CL=2

PACKAGE DIMENSIONS

All dimensions are in inches

