

2Mx16 NOR Flash MODULE SMD 5962-97610*

WF2M16-XXX5



FEATURES

- Access Times of 90, 120, 150ns
- Packaging:
 - 56 lead, Hermetic Ceramic, 0.520" CSOP (Package 207). Fits standard 56 SSOP footprint.
 - 44 pin Ceramic SOJ (Package 102)**
- Sector Architecture
 - 32 equal size sectors of 64KBytes each
 - Any combination of sectors can be erased. Also supports full chip erase.
- Minimum 100,000 Write/Erase Cycles Minimum
- Organized as 2Mx16; User Configurable as 2 x 2Mx8
- Commercial, Industrial, and Military Temperature Ranges
- 5 Volt Read and Write
- Low Power CMOS

- Data# Polling and Toggle Bit feature for detection of program or erase cycle completion.
- Supports reading or programming data to a sector not being erased.
- Built-in Decoupling Caps and Multiple Ground Pins for Low Noise Operation.
- RESET# pin resets internal state machine to the read mode.
- Ready/Busy (RY#/BY#) output for detection of program or erase cycle completion.
- Multiple Ground Pins for Low Noise Operation


This product is subject to change without notice.

* For reference only. See table page 7.

** Package to be developed.

Note: For programming information and waveforms refer to Flash Programming 16M5 Application Notes AN0038.

FIGURE 1 – PIN CONFIGURATIONS



ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Ratings	Unit
Voltage on Any Pin Relative to V _{SS}	V _T	-2.0 to +7.0	V
Storage Temperature	T _{STG}	-65 to +150	°C
Data Retention (Mil Temp)		20	years
Endurance — write/erase cycles (Mil, Q)		100,000 min.	cycles

NOTES:

- Minimum DC voltage on input or I/O pins is -0.5 V. During voltage transitions, inputs may overshoot V_{SS} to -2.0 V for periods of up to 20 ns. See . Maximum DC voltage on output and I/O pins is V_{CC} + 0.5 V. During voltage transitions, outputs may overshoot to V_{CC} + 2.0 V for periods up to 20 ns. See .
- Minimum DC input voltage on A9, OE#, RESET# pins is -0.5V. During voltage transitions, A9, OE#, RESET# pins may overshoot V_{SS} to -2.0 V for periods of up to 20 ns. See Maximum DC input voltage on A9, OE#, and RESET# is 12.5 V which may overshoot to 13.5 V for periods up to 20 ns.

Stresses greater than those listed in this section may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure of the device to absolute maximum rating conditions for extended periods may affect device reliability.

CAPACITANCE(T_A = +25°C)

Parameter	Symbol	Conditions	Max	Unit
OE# capacitance	C _{OE}	V _{IN} = 0V, f = 1.0 MHz	25	pF
WE# capacitance	C _{WE}	V _{IN} = 0V, f = 1.0 MHz	25	pF
CS# capacitance	C _{CS}	V _{IN} = 0V, f = 1.0 MHz	15	pF
Data I/O capacitance	C _{I/O}	V _{I/O} = 0V, f = 1.0 MHz	15	pF
Address input capacitance	C _{AD}	V _{IN} = 0V, f = 1.0 MHz	25	pF

This parameter is guaranteed by design but not tested.

RECOMMENDED DC OPERATING CONDITIONS

Parameter	Symbol	Min	Typ	Max	Unit
Supply Voltage	V _{CC}	4.5	5.0	5.5	V
Ground	V _{SS}	0	0	0	V
Input High Voltage	V _{IH}	2.0	–	V _{CC} + 0.5	V
Input Low Voltage	V _{IL}	-0.5	–	+0.8	V
Operating Temperature (Mil, Q)	T _A	-55	–	+125°C	°C
Operating Temperature (Ind)	T _A	-40	–	+85	°C
Operating Temperature (Com)	T _A	0	–	+70	°C

DC CHARACTERISTICS – CMOS COMPATIBLE

Parameter	Symbol	Conditions	Min	Max	Unit
Input Leakage Current	I _{LI}	V _{CC} = V _{CC MAX} , V _{IN} = GND to V _{CC}		10	μA
Output Leakage Current	I _{LO}	V _{CC} = V _{CC MAX} , V _{OUT} = GND to V _{CC}		10	μA
V _{CC} Active Current for Read (1)	I _{CC1}	CS# = V _{IL} , OE# = V _{IH} , f = 5MHz		80	mA
V _{CC} Active Current for Program or Erase (2)	I _{CC2}	CS# = V _{IL} , OE# = V _{IH}		120	mA
V _{CC} Standby Current	I _{CC3}	V _{CC} = V _{CC MAX} , CS# = V _{CC} ± 0.5V, f = 5MHz, RESET# = V _{CC} ± 0.5V		4.0	mA
Output Low Voltage	V _{OL}	I _{OL} = 12.0 mA, V _{CC} = V _{CC MIN}		0.45	V
Output High Voltage	V _{OH}	I _{OH} = -2.5 mA, V _{CC} = V _{CC MIN}	0.85xV _{CC}		V
Low V _{CC} Lock-Out Voltage	V _{LKO}		3.2	4.2	V

NOTES:

- The I_{CC} current is typically less than 4mA/MHz, with OE# at V_{IH}.
- I_{CC} active while Embedded Algorithm (program or erase) is in progress.

AC CHARACTERISTICS – WRITE/ERASE/PROGRAM OPERATIONS – WE# CONTROLLED

Parameter	Symbol		-90		-120		-150		Unit
			Min	Max	Min	Max	Min	Max	
Write Cycle Time	t _{AVAV}	t _{WC}	90		120		150		ns
Chip Select Setup Time	t _{ELWL}	t _{CS}	0		0		0		ns
Write Enable Pulse Width	t _{WLWH}	t _{WP}	45		50		50		ns
Address Setup Time	t _{AVWL}	t _{AS}	0		0		0		ns
Data Setup Time	t _{DVWH}	t _{DS}	45		50		50		ns
Data Hold Time	t _{WHDX}	t _{DH}	0		0		0		ns
Address Hold Time	t _{WLAX}	t _{AH}	45		50		50		ns
Write Enable Pulse Width High	t _{WHWL}	t _{WPH}	20		20		20		ns
Duration of Byte Programming Operation (1)	t _{WHWH1}			300		300		300	μs
Sector Erase (2)	t _{WHWH2}			15		15		15	sec
Read Recovery Time before Write	t _{GHWL}		0		0		0		μs
Vcc Setup Time	t _{VCS}		50		50		50		μs
Chip Programming Time				44		44		44	sec
Chip Erase Time (3)				256		256		256	sec
Output Enable Hold Time (4)		t _{OEHL}	10		10		10		ns
RESET# Pulse Width		t _{RP}	500		500		500		ns

NOTES:

1. Typical value for t_{WHWH1} is 7μs.
2. Typical value for t_{WHWH2} is 1sec.
3. Typical value for Chip Erase Time is 32sec.
4. For Toggle and Data Polling.

AC CHARACTERISTICS – READ-ONLY OPERATIONS

Parameter	Symbol		-90		-120		-150		Unit
			Min	Max	Min	Max	Min	Max	
Read Cycle Time	T _{AVAV}	T _{RC}	90		120		150		ns
Address Access Time	T _{AVQV}	T _{ACC}		90		120		150	ns
Chip Select Access Time	T _{ELQV}	T _{CE}		90		120		150	ns
Output Enable to Output Valid	T _{GLQV}	T _{OE}		40		50		55	ns
Chip Select High to Output High Z (1)	T _{EHQZ}	T _{DF}		20		30		35	ns
Output Enable High to Output High Z (1)	T _{GHQZ}	T _{DF}		20		30		35	ns
Output Hold from Addresses, CS# or OE# Change, whichever is First	T _{AXQX}	T _{OH}	0		0		0		ns
RESET# Low to Read Mode (1)		T _{READY}		20		20		20	μs

1. Guaranteed by design, not tested.


AC CHARACTERISTICS – WRITE/ERASE/PROGRAM OPERATIONS, CS# CONTROLLED

Parameter	Symbol		-90		-120		-150		Unit
			Min	Max	Min	Max	Min	Max	
Write Cycle Time	t_{AVAV}	t_{WC}	90		120		150		ns
Write Enable Setup Time	t_{WLEL}	t_{WS}	0		0		0		ns
Chip Select Pulse Width	t_{ELEH}	t_{CP}	45		50		50		ns
Address Setup Time	t_{AVEL}	t_{AS}	0		0		0		ns
Data Setup Time	t_{DVEH}	t_{DS}	45		50		50		ns
Data Hold Time	t_{EHDX}	t_{DH}	0		0		0		ns
Address Hold Time	t_{ELAX}	t_{AH}	45		50		50		ns
Chip Select Pulse Width High	t_{EHEL}	t_{CPH}	20		20		20		ns
Duration of Byte Programming Operation (1)	t_{WHWH1}			300		300		300	μ s
Sector Erase Time (2)	t_{WHWH2}			15		15		15	sec
Read Recovery Time	t_{GHEL}		0		0		0		μ s
Chip Programming Time				44		44		44	sec
Chip Erase Time (3)				256		256		256	sec
Output Enable Hold Time (4)		t_{OEHL}	10		10		10		ns

NOTES:

1. Typical value for t_{WHWH1} is 7 μ s.
2. Typical value for t_{WHWH2} is 1sec.
3. Typical value for Chip Erase Time is 32sec.
4. For Toggle and Data Polling.

FIGURE 2 – AC TEST CIRCUIT




AC TEST CONDITIONS

Parameter	Typ	Unit
Input Pulse Levels	$V_{IL} = 0, V_{IH} = 3.0$	V
Input Rise and Fall	5	ns
Input and Output Reference Level	1.5	V
Output Timing Reference Level	1.5	V

NOTES:

- V_Z is programmable from -2V to +7V.
 I_{OL} & I_{OH} programmable from 0 to 16mA.
 Tester Impedance $Z_0 = 75 \Omega$.
 V_Z is typically the midpoint of V_{OH} and V_{OL} .
 I_{OL} & I_{OH} are adjusted to simulate a typical resistive load circuit. ATE tester includes jig capacitance.


PACKAGE 102 – 44 LEAD, CERAMIC SOJ**



ALL LINEAR DIMENSIONS ARE MILLIMETERS AND PARENTHETICALLY IN INCHES

** Package to be developed.

PACKAGE 207 – 56 LEAD, CERAMIC SOP*



ALL LINEAR DIMENSIONS ARE MILLIMETERS AND PARENTHETICALLY IN INCHES


* Package Dimensions subject to change

FIGURE 8 – ALTERNATE PIN CONFIGURATION FOR WF2M16W-XDAX5

**56 CSOP
TOP VIEW**

CS1#	1	56	NC
A12	2	55	RESET#
A13	3	54	A11
A14	4	53	A10
A15	5	52	A9
NC	6	51	A1
CS2#	7	50	A2
A21	8	49	A3
A20	9	48	A4
A19	10	47	A5
A18	11	46	A6
A17	12	45	A7
A16	13	44	GND
V _{CC}	14	43	A8
GND	15	42	V _{CC}
I/O6	16	41	I/O9
I/O14	17	40	I/O1
I/O7	18	39	I/O8
I/O15	19	38	I/O0
RY/BY#	20	37	NC
OE#	21	36	NC
WE#	22	35	NC
NC	23	34	NC
I/O13	24	33	I/O2
I/O5	25	32	I/O10
I/O12	26	31	I/O3
I/O4	27	30	I/O11
V _{CC}	28	29	GND

BLOCK DIAGRAM




PIN DESCRIPTION

I/O0-15	Data Inputs/Outputs
A0-21	Address Inputs
WE#	Write Enable
CS1-2#	Chip Select
OE#	Output Enable
V _{CC}	Power Supply
V _{SS}	Ground
RY/BY#	Ready/Busy
RESET#	Reset

NOTE:

1. RY/BY# is an open drain output and should be pulled up to V_{CC} with an external resistor.
2. Address compatible with Intel 1M16 56 SSOP.

ORDERING INFORMATION



DEVICE TYPE	SECTOR SIZE	SPEED	PACKAGE	SMD NO.
2M x 16 Flash MCP		150ns		5962-97610 04HXX
2M x 16 Flash MCP		120ns		5962-97610 05HXX
2M x 16 Flash MCP		90ns		5962-97610 06HXX

NOTE: This table is for reference only. For 5962-97610 ordering information and specifications refer to latest SMD document.

Document Title

2Mx16 NOR Flash MODULE, SMD 5962-97610

Revision History

Rev #	History	Release Date	Status
Rev 6	Changes (Pg. 1-13) 6.1 Change document layout from White Electronic Designs to Microsemi 6.2 Add document Revision History page	June 2011	Preliminary
Rev 7	Changes (Pg. 1, 13) 7.1 Add "NOR" to headline	August 2011	Final
Rev 8	Changes (Pg. 1, 13) 8.1 Update Features 8.2 Delete 44 Flatpack (FL)** from Figure 1 8.3 Update <i>Absolute Maximum Ratings, Recommended DC Operating Conditions</i> and <i>DC Characteristics</i> charts. 8.4 Delete subhead from <i>AC Characteristics</i> charts 8.5 Delete Figure 3 and all <i>AC Waveforms</i> diagrams 8.6 Update Packages 102, 208 and 207. 8.7 Update Ordering Information 8.8 Add note to SMD chart	June 2012	Final
Rev 9	Change (Pg. 7) 9.1 Changed Device Grade "Q" description from "MIL-STD-883 Compliant" to "MIL-PRF-38534 Class H Compliant."	May 2014	Final
Rev 10	Change (Pg. 7) 10.1 Changed Device Grade "Q" description from "MIL-PRF-38534 Class H Compliant" to "Military Grade."	August 2014	Final
Rev 11	Change (Pg. 5) (ECN 9789) 11.1 Changed lead dimensions on Package 207	January 2016	Final
Rev 12	Changes (Pg. All) (ECN 10156) 12.1 Change document layout from Microsemi to Mercury Systems	August 2016	Final