

2Mx16 NOR Flash MODULE, SMD 5962-97610

FEATURES

- Access Times of 90, 120, 150ns
- Packaging:
 - 56 lead, Hermetic Ceramic, 0.520" CSOP (Package 207). Fits standard 56 SSOP footprint.
 - 44 pin Ceramic SOJ (Package 102)**
 - 44 lead Ceramic Flatpack (Package 208)**
- Sector Architecture
 - 32 equal size sectors of 64KBytes each
 - · Any combination of sectors can be erased. Also supports full chip erase.
- Minimum 100,000 Write/Erase Cycles Minimum
- Organized as 2Mx16; User Configurable as 2 x 2Mx8
- Commercial, Industrial, and Military Temperature Ranges
- 5 Volt Read and Write. 5V ± 10% Supply.
- Low Power CMOS

CS2# 7 NC 18 A20 0 9

A19 10 A18 🗖 11 A17 12

A16 🗌 13

Vcc 114 GND 15

1/06 11 16 1/014 17

1/07 118

1/015 🗌 19

OE# 21

WF# 122

NC 23 1/013 24

1/05 🗖 25 I/O12 □ 26 I/O4 □ 27

Vcc 28

RY/BY# 20

- Data# Polling and Toggle Bit feature for detection of program or erase cycle completion.
- Supports reading or programming data to a sector not being erased.
- Built-in Decoupling Caps and Multiple Ground Pins for Low Noise Operation.
- RESET# pin resets internal state machine to the read mode.
- Ready/Busy (RY#/BY#) output for detection of program or erase cycle completion.
- Multiple Ground Pins for Low Noise Operation

* This product is under development, is not qualified or characterized and is subject to change without notice.

** Package to be developed.

Note: For programming information refer to Flash Programming 16M5 Application Notes.

FIGURE 1 – PIN CONFIGURATIONS

	WF2M16-XDAX5 56 CSOP TOP VIEW							
]				
	A13 A14 A15 NC CS2#	1 2 3 4 5 6 7 8	56 NC 55 #RESET 54 A11 53 A10 52 A9 51 A1 50 A2 49 A3					

48 🗆 A4 46 A5 46 A6 45 A7 44 GND

43 🗆 A8 42 🗆 Vcc

41 | I/O9 40 | I/O1

39 | I/O8 38 | I/O0

37 🗌 A0 36 🗌 NC

35 🗌 NC 34 🗌 NC

33 1/02 32 1/010

31 || I/O3 30 || I/O11

29 🗌 GND

WF2M16-XXX5 44 CSOJ (DL)** 44 FLATPACK (FL)**


TOP VIEW

CS1# 1 56 NC A12 2 55 #RESE' A13 3 54 A11 A14 4 53 A10 A15 5 52 A9 NC 6 51 A1 A15 5 52 A9 NC 6 51 A1 CS2# 7 50 A2 NC 8 49 A3 A20 9 48 A4 A19 10 47 A5 A18 11 46 A6 A17 12 45 A7 A16 13 44 GND Voc I/O6 16 41 I/O9 I/O1 I/O7 18 39 I/O8 I/O0 I/O15 19 38 I/O0 NC Q2 35 NC NC NC <tr tr=""> VO</tr>			
A12 2 55 #RESE A13 3 54 A11 A14 4 53 A10 A15 5 52 A9 NC 6 51 A1 CS2# 7 50 A2 NC 8 49 A3 A20 9 48 A4 A19 10 47 A5 A18 11 46 A6 A17 12 45 A7 A16 13 44 GND Vcc 14 43 A8 GND 15 42 Vcc I/06 16 41 I/09 I/014 17 40 I/01 I/07 18 39 I/08 I/015 19 38 I/00 RY/BY# 20 37 A0 OE# 21 36 NC WE# 22 35 NC I/03 I/03 I/02 I/03 <td>CS1# []</td> <td>56 NC</td> <td></td>	CS1# []	56 NC	
A13 3 54 A11 A14 4 53 A10 A15 5 52 A9 NC 6 51 A1 CS2# 7 50 A2 NC 6 51 A1 A18 14 43 A8 A16 13 44 GND Vcc 14 43 A8 GND 15 42 Vcc I/06 16 41 I/03 I/07 18 39 I/08 I/015 19 38 I/00 RYBY# 21 36 NC WE# 22 35 NC I/013 24 33 I/02			т
A14 4 53 A10 A15 5 52 A9 NC 6 51 A1 CS2# 7 50 A2 NC 8 49 A3 A20 9 48 A4 A19 10 47 A5 A18 11 46 A6 A17 12 45 A7 A16 13 44 GND Vcc 14 43 A8 GND 15 42 Vcc I/O6 16 41 J/O9 I/O14 17 40 I/O1 I/O7 18 39 J/O8 I/O15 19 38 J/O01 RY/BY# 20 37 A0 OE# 21 36 NC WC 23 34 NC I/O15 24 33 I/O2 I/O5 25 32 J/O1 I/O12 26 31 J/O3 </td <td></td> <td></td> <td></td>			
A15 5 52 A9 NC 6 51 A1 CS2# 7 50 A2 NC 8 49 A3 A20 9 48 A4 A19 10 47 A5 A18 11 46 A6 A17 12 45 A7 A16 13 44 GND Vcc 14 43 A8 GND 15 42 Vcc I/06 16 41 I/09 I/014 17 40 I/01 I/07 18 39 I/08 I/015 19 38 I/00 RY/FW# 20 37 A0 OE# 21 36 NC VC 23 34 NC I/03 24 33 I/02 I/05 25 32 I/01 I/04 27 30 I/01		. –	
$\begin{array}{c c c c c c c c c c c c c c c c c c c $			
CS2# 7 50 A2 NC 8 49 A3 A20 9 48 A4 A19 10 47 A5 A18 11 46 A6 A17 12 45 A7 A16 13 44 GND Vcc 14 43 A8 GND 15 42 Vcc I/O6 16 41 J/09 I/O14 17 40 I/01 I/O7 18 39 J/08 I/O15 19 38 J/00 RY/BY# 20 37 A0 OE# 21 36 NC VO15 23 34 NC I/03 24 33 J/02 I/03 24 33 J/02 I/04 27 30 J/01			
NC 8 49 A3 A20 9 48 A4 A19 10 47 A5 A18 11 46 A6 A17 12 45 A7 A16 13 44 GND Vcc 14 43 A8 GND 15 42 Vcc I/O6 16 41 I/O9 I/O14 17 40 I/O1 I/O1 I/O7 18 39 I/O8 I/O0 RV/BY# 20 37 A0 OE# OE# 21 36 NC WE# I/O15 23 34 NC I/O2 34 NC I/O15 24 33 I/O2 I/O3 I/O3 I/O3 I/O3 I/O3 I/O3	CS2# 7		
A19 10 47 A5 A18 11 46 A6 A17 12 45 A7 A16 13 44 GND Vcc 14 43 A8 GND 15 42 Vcc I/06 16 41 I/09 I/07 18 39 I/08 I/075 19 38 I/00 RY/BY# 20 37 A0 OE# 21 36 NC WE# 22 35 NC I/03 24 33 I/02 I/045 25 32 I/01 I/05 26 31 I/03 I/04 27 30 I/01			
A18 11 46 A6 A17 12 45 A7 A16 13 44 GND Vcc 14 43 A8 GND 15 42 Vcc I/O6 16 41 I/O9 I/O14 17 40 I/O1 I/O7 18 39 I/O8 I/O15 19 38 I/O0 RY/BY# 20 37 A0 OE# 21 36 NC WE# 22 35 NC I/O3 24 33 I/O2 I/O5 25 32 I/O1 I/O4 27 30 I/O1	A20 🗌 9	48 🗆 A4	
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	A19 🗌 10		
A16 13 44 GND Vcc 14 43 A8 GND 15 42 Vcc I/06 16 41 I/09 I/014 17 40 I/01 I/07 18 39 I/08 I/015 19 38 I/00 RY/BY# 20 37 A0 OE# 21 36 NC WE# 22 35 NC I/013 24 33 I/02 I/05 25 32 I/01 I/04 27 30 I/01	A18 🗖 11	46 🗆 A6	
Vcc 14 43 A8 GND 15 42 Vcc I/O6 16 41 J/O9 I/O14 17 40 J/O1 I/O7 18 39 J/O8 I/O15 19 38 I/O0 RY/BY# 20 37 A0 OE# 21 36 NC WE# 22 35 NC NC 23 34 NC I/O13 24 33 I/O2 I/O5 25 32 I/O1 I/O12 26 31 I/O3 I/O4 27 30 I/O11	A17 🗖 12	45 🗖 A7	
GND 15 42 Vcc I/O6 16 41 I/O9 I/O14 17 40 I/O1 I/O7 18 39 I/O8 I/O15 19 38 I/O0 RY/BY# 20 37 A0 OE# 21 36 NC WE# 22 35 NC I/O13 24 33 I/O2 I/O5 25 32 I/O1 I/O12 26 31 I/O3 I/O4 27 30 I/O11	A16 🗖 13	44 🗖 GND	
I/O6 16 41 I/O9 I/O14 17 40 I/O1 I/O7 18 39 I/O8 I/O15 19 38 I/O0 RY/BY# 20 37 A0 OE# 21 36 NC WE# 22 35 NC I/O13 24 33 I/O2 I/O5 25 32 I/O1 I/O12 26 31 I/O3 I/O4 27 30 I/O1	Vcc 🗌 14	43 🗖 A8	
I/O14 17 40 I/O1 I/O7 18 39 I/O8 I/O15 19 38 I/O0 RY/BY# 20 37 A0 OE# 21 36 NC WE# 22 35 NC NC 23 34 NC I/O13 24 33 I/O2 I/O5 25 32 I/O1 I/O12 26 31 I/O3 I/O4 27 30 I/O1	GND 🗖 15	42 🗖 Vcc	
I/O7 18 39 I/O8 I/O15 19 38 I/O0 RY/BY# 20 37 A0 OE# 21 36 NC WE# 22 35 NC NC 23 34 NC I/O13 24 33 I/O2 I/O5 25 32 I/O1 I/O4 27 30 I/O11	I/O6 🗖 16	41 🗖 1/09	
I/O15 19 38 I/O0 RYIBY# 20 37 A0 OE# 21 36 NC WE# 22 35 NC NC 23 34 NC I/O13 24 33 I/O2 I/O5 25 32 I/O1 I/O12 26 31 I/O3 I/O4 27 30 I/O11	I/O14 🗖 17	40 🗖 1/01	
RY/BY# 20 37 A0 OE# 21 36 NC WE# 22 35 NC NC 23 34 NC I/O13 24 33 I/O2 I/O5 25 32 I/O10 I/O12 26 31 I/O3 I/O4 27 30 I/O11	I/O7 🗖 18	39 🗖 1/08	
OE# 21 36 NC WE# 22 35 NC NC 23 34 NC I/013 24 33 I/02 I/05 25 32 I/01 I/012 26 31 I/03 I/04 27 30 I/011	I/O15 🗖 19	38 🗖 1/00	
WE# 22 35 NC NC 23 34 NC I/013 24 33 I/02 I/05 25 32 I/010 I/012 26 31 I/03 I/04 27 30 I/011	RY/BY# 🗌 20	37 🗖 A0	
NC 23 34 NC I/O13 24 33 I/O2 I/O5 25 32 I/O10 I/O12 26 31 I/O3 I/O4 27 30 I/O11	OE# 🗌 21	36 🗖 NC	
I/O13 24 33 I/O2 I/O5 25 32 I/O10 I/O12 26 31 I/O3 I/O4 27 30 I/O11	WE# 🗌 22	35 🗖 NC	
I/O5 25 32 I/O10 I/O12 26 31 I/O3 I/O4 27 30 I/O11		34 🗖 NC	
I/O12 □ 26 31 □ I/O3 I/O4 □ 27 30 □ I/O11	I/O13 🗌 24		
I/O4 27 30 1/O11			
Vcc 28 29 GND			
	Vcc 🗆 28	29 🗆 GND	
** Package to be developed.	** Packa	age to be developed.	

PIN DESCRIPTION

I/O0-15	Data Inputs/Outputs
A ₀₋₂₀	Address Inputs
WE#	Write Enable
CS1-2#	Chip Select
OE#	Output Enable
Vcc	Power Supply
Vss	Ground
RY/BY#	Ready/Busy
RESET#	Reset

BLOCK DIAGRAM



NOTE

RY/BY# is an open drain output and should be pulled up to Vcc with an external resistor. 1.

2 Address compatible with Intel 2M8 56 SSOP.



PRELIMINARY

ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Ratings	Unit
Voltage on Any Pin Relative to Vss	VT	-2.0 to +7.0	V
Power Dissipation	Рт	8	W
Storage Temperature	Tstg	-65 to +125	°C
Short Circuit Output Current	los	100	mA
Data Retention (Mil Temp)		20	years
Endurance — write/erase cycles	(Mil Temp)	100,000 min.	cycles

CAPACITANCE

(T_A = +25°C)

Parameter	Symbol	Conditions	Max	Unit
OE# capacitance	COE	V _{IN} = 0V, f = 1.0 MHz	25	pF
WE# capacitance	Cwe	V _{IN} = 0V, f = 1.0 MHz	25	pF
CS# capacitance	Ccs	V _{IN} = 0V, f = 1.0 MHz	15	pF
Data I/O capacitance	Ci/o	V _{I/O} = 0V, f = 1.0 MHz	15	pF
Address input capacitance	CAD	V _{IN} = 0V, f = 1.0 MHz	25	рF

This parameter is guaranteed by design but not tested.

RECOMMENDED DC OPERATING CONDITIONS

Parameter	Symbol	Min	Тур	Мах	Unit
Supply Voltage	Vcc	4.5	5.0	5.5	V
Ground	Vss	0	0	0	V
Input High Voltage	VIH	2.0	-	V _{CC} + 0.5	V
Input Low Voltage	VIL	-0.5	-	+0.8	V
Operating Temperature (Mil.)	TA	-55	-	+125°C	°C
Operating Temperature (Ind.)	Та	-40	_	+85	٦°

DC CHARACTERISTICS – CMOS COMPATIBLE

 V_{CC} = 5.0V, V_{SS} = 0V, -55°C \leq TA \leq +125°C

Parameter Symbol Conditions		Conditions	Min	Max	Unit
Input Leakage Current	lu	V_{CC} = 5.5, V_{IN} = GND to V_{CC}		10	μA
Output Leakage Current	Ilo	V_{CC} = 5.5, V_{IN} = GND to V_{CC}		10	μA
Vcc Active Current for Read (1)	Icc1	$CS\# = V_{IL}, OE\# = V_{IH}, f = 5MHz$		80	mA
Vcc Active Current for Program or Erase (2)	Icc2	CS# = VIL, OE# = VIH		120	mA
Vcc Standby Current	Іссз	V _{CC} = 5.5, CS# = V _{IH} , f = 5MHz, RESET# = V _{CC} ± 0.3V		4.0	mA
Output Low Voltage	Vol	I _{OL} = 12.0 mA, V _{CC} = 4.5		0.45	V
Output High Voltage	Vон	Іон = -2.5 mA, Vcc = 4.5	0.85xVcc		V
Low Vcc Lock-Out Voltage	Vlko		3.2	4.2	V

NOTES:

1. The Icc current listed includes both the DC operating current and the frequency dependent component (@ 5MHz). The frequency component typically is less than 2mA/MHz, with OE# at ViH.

2. I_{CC} active while Embedded Algorithm (program or erase) is in progress.

3. DC test conditions VIL = 0.3V, VIH = Vcc - 0.3V



AC CHARACTERISTICS - WRITE/ERASE/PROGRAM OPERATIONS - WE# CONTROLLED

V_{CC} = 5.0V, V_{SS} = 0V, -55°C \leq T _A \leq +125°C									
Parameter	Syn	nbol	-9 Min	90 Max	-1 Min	20 Max	-1 Min	50 Max	Unit
Write Cycle Time	tavav	twc	90		120		150		ns
Chip Select Setup Time	telwl	tcs	0		0		0		ns
Write Enable Pulse Width	twlwн	twp	45		50		50		ns
Address Setup Time	tavwl	tas	0		0		0		ns
Data Setup Time	tovwн	tos	45		50		50		ns
Data Hold Time	twhox	tон	0		0		0		ns
Address Hold Time	twLAX	tан	45		50		50		ns
Write Enable Pulse Width High	twnwL	twpн	20		20		20		ns
Duration of Byte Programming Operation (1)	twhwh1			300		300		300	μs
Sector Erase (2)	twhwh2			15		15		15	sec
Read Recovery Time before Write	tghwl		0		0		0		μs
Vcc Setup Time	tvcs		50		50		50		μs
Chip Programming Time				44		44		44	sec
Chip Erase Time (3)				256		256		256	sec
Output Enable Hold Time (4)		tоен	10		10		10		ns
RESET# Pulse Width		t _{RP}	500		500		500		ns

NOTES:

1. Typical value for twhwh is 7µs.

2. Typical value for twhwh2 is 1sec.

3. Typical value for Chip Erase Time is 32sec.

4. For Toggle and Data Polling.

AC CHARACTERISTICS – READ-ONLY OPERATIONS

Vcc = 5.0V, Vss = 0V, -55°C \leq TA \leq +125°C

Parameter	Syn	nbol	-9 Min	90 Max	-1 Min	20 Max	-1 Min	50 Max	Unit
Read Cycle Time	Tavav	Trc	90		120		150		ns
Address Access Time	TAVQV	TACC		90		120		150	ns
Chip Select Access Time	TELQV	TCE		90		120		150	ns
Output Enable to Output Valid	Tglqv	TOE		40		50		55	ns
Chip Select High to Output High Z (1)	TEHQZ	TDF		20		30		35	ns
Output Enable High to Output High Z (1)	TGHQZ	TDF		20		30		35	ns
Output Hold from Addresses, CS# or OE# Change, whichever is First	Taxqx	Тон	0		0		0		ns
RESET# Low to Read Mode (1)		TREADY		20		20		20	μs

1. Guaranteed by design, not tested.



AC CHARACTERISTICS - WRITE/ERASE/PROGRAM OPERATIONS,CS# CONTROLLED

Parameter	Syn	nbol	-9 Min	0 Max	-1 Min	20 _{Max}	Min -1	50 Max	Unit
Write Cycle Time	tavav	twc	90		120		150		ns
Write Enable Setup Time	twlel	tws	0		0		0		ns
Chip Select Pulse Width	teleh	tcp	45		50		50		ns
Address Setup Time	tavel	tas	0		0		0		ns
Data Setup Time	t DVEH	tos	45		50		50		ns
Data Hold Time	t EHDX	tон	0		0		0		ns
Address Hold Time	telax	tан	45		50		50		ns
Chip Select Pulse Width High	tehel	tсрн	20		20		20		ns
Duration of Byte Programming Operation (1)	twhwh1			300		300		300	μs
Sector Erase Time (2)	twhwh2			15		15		15	sec
Read Recovery Time	tghel		0		0		0		μs
Chip Programming Time				44		44		44	sec
Chip Erase Time (3)				256		256		256	sec
Output Enable Hold Time (4)		tоен	10		10		10		ns

NOTES:


1. Typical value for t_{WHWH1} is 7µs.

2. Typical value for twhwh2 is 1sec.

3. Typical value for Chip Erase Time is 32sec.

4. For Toggle and Data Polling.

FIGURE 2 – AC TEST CIRCUIT



AC TEST CONDITIONS

Parameter	Тур	Unit
Input Pulse Levels	V _{IL} = 0, V _{IH} = 3.0	V
Input Rise and Fall	5	ns
Input and Output Reference Level	1.5	V
Output Timing Reference Level	1.5	V

NOTES:

Vz is programmable from -2V to +7V.


 I_{OL} & I_{OH} programmable from 0 to 16mA.

Tester Impedance Z0 = 75 y.

 V_Z is typically the midpoint of V_{OH} and $V_{\text{OL}}.$


IoL & IoH are adjusted to simulate a typical resistive load circuit.ATE tester includes jig capacitance.

FIGURE 3 – RESET TIMING DIAGRAM











PRELIMINARY




FIGURE 4 - WRITE/ERASE/PROGRAM OPERATION, WE# CONTROLLED



PRELIMINARY




FIGURE 5 – AC WAVEFORMS CHIP/SECTOR ERASE OPERATIONS












FIGURE 7 – ALTERNATE CS# CONTROLLED PROGRAMMING OPERATION TIMINGS






PRELIMINARY

PACKAGE 102 - 44 LEAD, CERAMIC SOJ**





PACKAGE 208 – 44 LEAD, CERAMIC FLAT PACK**



PRELIMINARY







FIGURE 8 – ALTERNATE PIN CONFIGURATION FOR WF2M16W-XDAX5

 56 CSOP TOP VIEW			
$\begin{array}{c c c c c c c c c c c c c c c c c c c $	56 NC 55 RESET# 54 A11 53 A10 52 A9 51 A1 50 A2 49 A3 48 A4 47 A5 46 A6 45 A7 44 GND 43 A8 42 Vcc 41 V/09 40 V/01 39 V/08 38 V/00 37 NC 36 NC 35 NC 35 NC 34 NC 33 V/02 32 V/010 31 V/03 30 V/011 29 GND		

BLOCK DIAGRAM



PIN DESCRIPTION

I/O ₀₋₁₅	Data Inputs/Outputs	
A0-21	Address Inputs	
WE#	Write Enable	
CS1-2#	Chip Select	
OE#	Output Enable	
VCC	Power Supply	
VSS	Ground	
RY/BY#	Ready/Busy	
RESET#	Reset	
VSS RY/BY#	Ground Ready/Busy	

NOTE:

1. RY/BY# is an open drain output and should be pulled up toVcc with an external resistor.

2. Address compatible with Intel 1M16 56 SSOP.



PRELIMINARY

ORDERING INFORMATION

MICROSEMI CORPORATION	
FLASH	
ORGANIZATION of 2M x 16	
User configurable as 2 x 2M x 8	
IMPROVEMENT MARK:	
 Address Pinout for 56 CSOP Package 	
W = Word Wide Applications	
ACCESS TIME (ns)	
PACKAGE TYPE:	
DA = 56 Lead CSOP (Package 207)	
fits standard 56 SSOP footprint	
DL = 44 Lead Ceramic SOJ (Package 102)*	
FL = 44 Lead Ceramic Flatpack (Package 208)*	
DEVICE GRADE:	
Q = Compliant -55°C to +125°C	
M = Military, 883 Screened -55°C to +125°C	
$I = Industrial -40^{\circ}C \text{ to } +85^{\circ}C$	
C = Commercial 0°C to +70°C	
5 = 5V	
LEAD FINISH:	
Blank = Gold plated leads	
A = Solder dip leads	

DEVICE TYPE	SECTOR SIZE	SPEED	PACKAGE	SMD NO.
2M x 16 Flash MCP		150ns		5962-97610 04HXX
2M x 16 Flash MCP		120ns		5962-97610 05HXX
2M x 16 Flash MCP		90ns		5962-97610 06HXX



Document Title

2Mx16 NOR Flash MODULE, SMD 5962-97610

Revision History

Rev #	History	Release Date	Status
Rev 6	Changes (Pg. 1-13) 6.1 Change document layout from White Electronic Designs to Microsemi 6.2 Add document Revision History page	June 2011	Preliminary
Rev 7	Changes (1, 13) 7.1 Add "NOR" to headline	August 2011	Final