


4Mx32 5V FLASH MODULE

FEATURES

- Access Times of 100, 120, 150ns
- Packaging:
 - 66 pin, PGA Type, 1.385" square, Hermetic Ceramic HIP (Package 402).
 - 68 lead, 40mm Low Profile CQFP (Package 502), 3.5mm (0.140") height.
 - 68 lead, Hermetic CQFP (G2T), 22.4mm (0.880") square (Package 509) 4.57mm (0.180") height. Designed to fit JEDEC 68 lead 0.990CQFJ footprint (Fig. 3)
- Sector Architecture
 - 32 equal size sectors of 64KBytes per each 2Mx8 chip
 - Any combination of sectors can be erased. Also supports full chip erase.
- Minimum 100,000 Write/Erase Cycles Minimum
- Organized as 4Mx32
- User configurable as 2x4Mx16 or 4x4Mx8 in HIP and G4T packages.
- Commercial, Industrial, and Military Temperature Ranges
- 5 Volt Read and Write. 5V ± 10% Supply.
- Low Power CMOS
- Data# Polling and Toggle Bit feature for detection of program or erase cycle completion.
- Supports reading or programming data to a sector not being erased.
- RESET# pin resets internal state machine to the read mode.
- Built-in Decoupling Caps and Multiple Ground Pins for Low Noise Operation, Separate Power and Ground Planes to improve noise immunity

* This product is under development, is not qualified or characterized and is subject to change without notice.
 Note: For programming information refer to Flash Programming 16M5 Application Note.

FIGURE 1 – PIN CONFIGURATION FOR WF4M32-XH2X5






FIGURE 2 – PIN CONFIGURATION FOR WF4M32-XG4TX5






FIGURE 3 – PIN CONFIGURATION FOR WF4M32-XG2TX5





ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Ratings	Unit
Voltage on Any Pin Relative to V _{SS}	V _T	-2.0 to +7.0	V
Power Dissipation	P _T	8	W
Storage Temperature	T _{STG}	-65 to +125	°C
Short Circuit Output Current	I _{OS}	100	mA
Endurance — write/erase cycles	(Mil Temp)	100,000 min.	cycles
Data Retention (Mil Temp)		20	years

CAPACITANCE

T_A = +25°C, V_{IN} = 0V, F = 1.0MHz

Parameter	Symbol	HIP (H2)	CQFP (G2T)	CQFP(G4T)
OE# capacitance	C _{OE}	75	75	20
WE# capacitance	C _{WE}	75	75	20
CS# capacitance	C _{CS}	20	50	20
Data I/O capacitance	C _{I/O}	30	30	30
Address input capacitance	C _{AD}	75	75	20

This parameter is guaranteed by design but not tested.

RECOMMENDED DC OPERATING CONDITIONS

Parameter	Symbol	Min	Typ	Max	Unit
Supply Voltage	V _{CC}	4.5	5.0	5.5	V
Ground	V _{SS}	0	0	0	V
Input High Voltage	V _{IH}	2.0	–	V _{CC} + 0.5	V
Input Low Voltage	V _{IL}	-0.5	–	+0.8	V
Operating Temperature (Mil.)	T _A	-55	–	+125	°C
Operating Temperature (Ind.)	T _A	-40	–	+85	°C

DC CHARACTERISTICS - CMOS COMPATIBLE

V_{CC} = 5.0V, V_{SS} = 0V, -55°C ≤ T_A ≤ +125°C

Parameter	Symbol	Conditions	HIP		G2T		G4T		Unit
			Min	Max	Min	Max	Min	Max	
Input Leakage Current	I _{LI}	V _{CC} = 5.5, V _{IN} = GND to V _{CC}		10		10		10	μA
Output Leakage Current	I _{LOX32}	V _{CC} = 5.5, V _{IN} = GND to V _{CC}		10		10		10	μA
V _{CC} Active Current for Read (1)	I _{CC1}	CS# = V _{IL} , OE# = V _{IH} , f = 5MHz		320		215		345	mA
V _{CC} Active Current for Program or Erase (2)	I _{CC2}	CS# = V _{IL} , OE# = V _{IH}		420		295		445	mA
V _{CC} Standby Current	I _{CC3}	V _{CC} = 5.5, CS# = V _{IH} , f = 5MHz, RESET# = V _{IH}		20		2.0		95	mA
Output Low Voltage	V _{OL}	I _{OL} = 12.0 mA, V _{CC} = 4.5		0.45		0.45		0.45	V
Output High Voltage	V _{OH}	I _{OH} = -2.5 mA, V _{CC} = 4.5	0.85 x V _{CC}		0.85 x V _{CC}		0.85 x V _{CC}		V
Low V _{CC} Lock-Out Voltage	V _{LKO}		3.2	4.2	3.2	4.2	3.2	4.2	V

NOTES:

- The I_{CC} current listed includes both the DC operating current and the frequency dependent component (@ 5MHz). The frequency component typically is less than 2mA/MHz, with OE# at V_{IH}.
- I_{CC} active while Embedded Algorithm (program or erase) is in progress.
- DC test conditions V_{IL} = 0.3V, V_{IH} = V_{CC} - 0.3V

HIP = 66 pin, PGA Type, 1.385" square, Hermetic Ceramic HIP (Package 402).

G2T = 68 lead, Hermetic CQFP (G2T), 22.4mm (0.880") square. Designed to fit JEDEC 68 lead 0.990" CQFP footprint (Fig. 3) (Package 509)

G4T = 68 lead, 40mm Low Profile CQFP, 3.5mm (0.140") (Package 502)



AC Characteristics – Write/Erase/Program Operations - WE# Controlled

$V_{CC} = 5.0V, -55^{\circ}C \leq T_A \leq +125^{\circ}C$

Parameter	Symbol		-100		-120		-150		Unit
			Min	Max	Min	Max	Min	Max	
Write Cycle Time	t_{AVAV}	t_{WC}	100		120		150		ns
Chip Select Setup Time	t_{ELWL}	t_{CS}	0		0		0		ns
Write Enable Pulse Width	t_{WLWH}	t_{WP}	45		50		50		ns
Address Setup Time	t_{AVWL}	t_{AS}	0		0		0		ns
Data Setup Time	t_{DVWH}	t_{DS}	45		50		50		ns
Data Hold Time	t_{WHDX}	t_{DH}	0		0		0		ns
Address Hold Time	t_{WLAX}	t_{AH}	45		50		50		ns
Write Enable Pulse Width High	t_{WHWL}	t_{WPH}	20		20		20		ns
Duration of Byte Programming Operation (1)	t_{WHWH1}			300		300		300	μs
Sector Erase (2)	t_{WHWH2}			15		15		15	sec
Read Recovery Time before Write	t_{GHWL}		0		0		0		μs
Vcc Setup Time	t_{VCS}		50		50		50		μs
Chip Programming Time				44		44		44	sec
Chip Erase Time (3)				256		256		256	sec
Output Enable Hold Time (4)		t_{OEHL}	10		10		10		ns
RESET# Pulse Width		t_{RP}	500		500		500		ns

NOTES:


1. Typical value for t_{WHWH1} is 7 μs .
2. Typical value for t_{WHWH2} is 1sec.
3. Typical value for Chip Erase Time is 32sec.
4. For Toggle and Data Polling.

AC CHARACTERISTICS – READ-ONLY OPERATIONS

$V_{CC} = 5.0V, V_{SS} = 0V, -55^{\circ}C \leq T_A \leq +125^{\circ}C$

Parameter	Symbol		-1000		-120		-150		Unit
			Min	Max	Min	Max	Min	Max	
Read Cycle Time	T_{AVAV}	T_{RC}	100		120		150		ns
Address Access Time	T_{AVQV}	T_{ACC}		100		120		150	ns
Chip Select Access Time	T_{ELQV}	T_{CE}		100		120		150	ns
Output Enable to Output Valid	T_{GLQV}	T_{OE}		40		50		55	ns
Chip Select High to Output High Z (1)	T_{EHQZ}	T_{DF}		20		30		35	ns
Output Enable High to Output High Z (1)	T_{GHQZ}	T_{DF}		20		30		35	ns
Output Hold from Addresses, CS# or OE# Change, whichever is First	T_{AXQX}	T_{OH}	0		0		0		ns
RESET# Low to Read Mode (1)		T_{READY}		20		20		20	μs

1. Guaranteed by design, not tested.



**AC CHARACTERISTICS FOR G2T PACKAGE – WRITE/ERASE/PROGRAM OPERATIONS,
CS# CONTROLLED**

V_{CC} = 5.0V, GND = 0V, -55°C ≤ T_A ≤ +125°C

Parameter	Symbol		-100		-120		-150		Unit
			Min	Max	Min	Max	Min	Max	
Write Cycle Time	t _{AVAV}	t _{wc}	100		120		150		ns
Write Enable Setup Time	t _{wLEL}	t _{ws}	0		0		0		ns
Chip Select Pulse Width	t _{ELEH}	t _{CP}	45		50		50		ns
Address Setup Time	t _{AVEL}	t _{AS}	0		0		0		ns
Data Setup Time	t _{DVEH}	t _{DS}	45		50		50		ns
Data Hold Time	t _{EHDX}	t _{DH}	0		0		0		ns
Address Hold Time	t _{ELAX}	t _{AH}	45		50		50		ns
Chip Select Pulse Width High	t _{EHEL}	t _{CPH}	20		20		20		ns
Duration of Byte Programming Operation (1)	t _{WHWH1}			300		300		300	μs
Sector Erase Time (2)	t _{WHWH2}			15		15		15	sec
Read Recovery Time	t _{GHEL}		0		0		0		μs
Chip Programming Time				44		44		44	sec
Chip Erase Time (3)				256		256		256	sec
Output Enable Hold Time (4)		t _{OEH}	10		10		10		ns

NOTES:

1. Typical value for t_{WHWH1} is 7μs.
2. Typical value for t_{WHWH2} is 1sec.
3. Typical value for Chip Erase Time is 32sec.
4. For Toggle and Data Polling.



AC CHARACTERISTICS FOR G4T AND H2 PACKAGES – WRITE/ERASE/PROGRAM OPERATIONS - WE# CONTROLLED

$V_{CC} = 5.0V, T_A = -55^{\circ}C, -55^{\circ}C \leq T_A \leq +125^{\circ}C$

Parameter	Symbol		-100		-120		-150		Unit
			Min	Max	Min	Max	Min	Max	
Write Cycle Time	t_{AVAV}	t_{WC}	100		120		150		ns
Chip Select Setup Time	t_{ELWL}	t_{CS}	0		0		0		ns
Write Enable Pulse Width	t_{WLWH}	t_{WP}	45		50		50		ns
Address Setup Time	t_{AVWL}	t_{AS}	0		0		0		ns
Data Setup Time	t_{DVWH}	t_{DS}	45		50		50		ns
Data Hold Time	t_{WHDX}	t_{DH}	15		15		15		ns
Address Hold Time (1)	t_{WLAX}	t_{AH}	45		50		50		ns
Write Enable Pulse Width High (2)	t_{WHWL}	t_{WPH}	20		20		20		ns
Duration of Byte Programming Operation (3)	t_{WHWH1}			300		300		300	μs
Sector Erase (4)	t_{WHWH2}			15		15		15	sec
Read Recovery Time before Write	t_{GHWL}		0		0		0		μs
V_{CC} Setup Time	t_{VCS}		50		50		50		μs
Chip Programming Time				44		44		44	sec
Chip Erase Time (5)				256		256		256	sec
Output Enable Hold Time (6)		t_{OEHL}	10		10		10		ns
RESET# Pulse Width		t_{RP}	500		500		500		ns

NOTES:

- A21 must be held constant until WE# or CS# go high, whichever occurs first.
- Guaranteed by design, but not tested.
- Typical value for t_{WHWH1} is 7 μs .
- Typical value for t_{WHWH2} is 1sec.
- Typical value for Chip Erase Time is 32sec.
- For Toggle and Data Polling.

AC CHARACTERISTICS FOR G4T AND H2 PACKAGES – READ-ONLY OPERATIONS

$V_{CC} = 5.0V, T_A = -55^{\circ}C, -55^{\circ}C \leq T_A \leq +125^{\circ}C$

Parameter	Symbol		-1000		-120		-150		Unit
			Min	Max	Min	Max	Min	Max	
Read Cycle Time	T_{AVAV}	T_{RC}	100		120		150		ns
Address Access Time	T_{AVQV}	T_{ACC}		100		120		150	ns
Chip Select Access Time	T_{ELQV}	T_{CE}		100		120		150	ns
Output Enable to Output Valid	T_{GLQV}	T_{OE}		50		50		55	ns
Chip Select High to Output High Z	T_{EHQZ}	T_{DF}		40		45		45	ns
Output Enable High to Output High Z	T_{GHQZ}	T_{DF}		40		45		45	ns
Output Hold from Addresses, CS# or OE# Change, whichever is First	T_{AXQX}	T_{OH}	0		0		0		ns
RESET# Low to Read Mode		T_{READY}		20		20		20	μs



AC CHARACTERISTICS FOR G4T AND H2 PACKAGES – WRITE/ERASE/PROGRAM OPERATIONS, CS# CONTROLLED

V_{CC} = 5.0V, GND = 0V, -55°C ≤ T_A ≤ +125°C

Parameter	Symbol		-100		-120		-150		Unit
	Min	Max	Min	Max	Min	Max	Min	Max	
Write Cycle Time	t _{AVAV}	t _{WC}	100		120		150		ns
Write Enable Setup Time	t _{WLLEL}	t _{WS}	0		0		0		ns
Chip Select Pulse Width	t _{ELEH}	t _{CP}	45		50		50		ns
Address Setup Time	t _{AVEL}	t _{AS}	0		0		0		ns
Data Setup Time	t _{DVEH}	t _{DS}	45		50		50		ns
Data Hold Time	t _{EHDX}	t _{DH}	15		15		15		ns
Address Hold Time (1)	t _{ELAX}	t _{AH}	45		50		50		ns
Chip Select Pulse Width High	t _{EHLEH}	t _{CPH}	20		20		20		ns
Duration of Byte Programming Operation (2)	t _{WHWH1}			300		300		300	μs
Sector Erase Time (3)	t _{WHWH2}			15		15		15	sec
Read Recovery Time	t _{GHEL}		0		0		0		μs
Chip Programming Time				44		44		44	sec
Chip Erase Time (4)				256		256		256	sec
Output Enable Hold Time (5)		t _{OEH}	10		10		10		ns

NOTES:

1. A21 must be held constant until WE# or CS# go high, whichever occurs first.
2. Typical value for t_{WHWH1} is 7μs.
3. Typical value for t_{WHWH2} is 1sec.
4. Typical value for Chip Erase Time is 32sec.
5. For Toggle and Data Polling.

FIGURE 4 – AC TEST CIRCUIT




FIGURE 5 – RESET TIMING DIAGRAM






FIGURE 6 – AC WAVEFORMS FOR READ OPERATIONS







FIGURE 7 – WRITE/ERASE/PROGRAM OPERATION, WE# CONTROLLED




NOTES:

1. PA is the address of the memory location to be programmed.
2. PD is the data to be programmed at byte address.
3. Dr# is the output of the complement of the data written to each chip.
4. Dout is the output of the data written to the device.
5. Figure indicates last two bus cycles of four bus cycle sequence.



FIGURE 8 – AC WAVEFORMS CHIP/SECTOR ERASE OPERATIONS




NOTE:

- 1. SA is the sector address for Sector Erase.




FIGURE 9 – AC WAVEFORMS FOR DATA# POLLING DURING EMBEDDED ALGORITHM OPERATIONS






PACKAGE 402: 66 PIN, PGA TYPE, CERAMIC HEX-IN-LINE PACKAGE, HIP (H2)



PACKAGE 502: 68 LEAD, CERAMIC QUAD FLAT PACK, LOW PROFILE CQFP (G4T)





ORDERING INFORMATION

