# *PRELIMILARY*

Wisdom Semiconductor

WFN1N70

N-Channel MOSFET

Features

- $R_{DS(on)}$ (Max 14.0 Ω)@V_{GS}=10V
- Gate Charge (Typical 5.0nC)
- Improved dv/dt Capability, High Ruggedness
- 100% Avalanche Tested
- Maximum Junction Temperature Range (150°C)

Symbol

1. Gate
2. Drain
3. Source

TO-92

TO-92
SSN Series

G D S

General Description

This Power MOSFET is produced using Wisdom's advanced planar stripe, DMOS technology. This latest technology has been especially designed to minimize on-state resistance, have a high rugged avalanche characteristics. These devices are well suited for high efficiency switch mode power supplies, active power factor correction, electronic lamp ballasts based on half bridge topology.

Absolute Maximum Ratings

Symbol	Parameter		Value	Units
V_{DSS}	Drain to Source Voltage		700	V
I_D	Continuous Drain Current(@T_C = 25°C)		0.3	A
	Continuous Drain Current(@T_C = 100°C)		0.18	A
I_{DM}	Drain Current Pulsed	(Note 1)	1.2	A
V_{GS}	Gate to Source Voltage		±30	V
E_{AS}	Single Pulsed Avalanche Energy	(Note 2)	54	mJ
E_{AR}	Repetitive Avalanche Energy	(Note 1)	0.25	mJ
dv/dt	Peak Diode Recovery dv/dt	(Note 3)	5.5	V/ns
P_D	Total Power Dissipation(@T_C = 25 °C)		2.5	W
	Derating Factor above 25 °C		0.02	W/°C
T_{STG}, T_J	Operating Junction Temperature & Storage Temperature		- 55 ~ 150	°C
T_L	Maximum Lead Temperature for soldering purpose, 1/8 from Case for 5 seconds.		300	°C

Thermal Characteristics

Symbol	Parameter	Value			Units
		Min.	Typ.	Max.	
$R_{\theta JL}$	Thermal Resistance, Junction-to-Read	-	-	50	°C/W
$R_{\theta JA}$	Thermal Resistance, Junction-to-Ambient	-	-	140	°C/W

WFN1N70

Electrical Characteristics (T_C = 25 °C unless otherwise noted)

Symbol	Parameter	Test Conditions	Min	Typ	Max	Units
Off Characteristics						
BV_{DSS}	Drain-Source Breakdown Voltage	V_{GS} = 0V, I_D = 250uA	700	-	-	V
$\Delta BV_{DSS}/$ ΔT_J	Breakdown Voltage Temperature coefficient	I_D = 250uA, referenced to 25 °C	-	0.65	-	V/°C
I_{DSS}	Drain-Source Leakage Current	V_{DS} = 700V, V_{GS} = 0V	-	-	10	uA
		V_{DS} = 560V, T_C = 125 °C	-	-	100	uA
I_{GSS}	Gate-Source Leakage, Forward	V_{GS} = 30V, V_{DS} = 0V	-	-	100	nA
	Gate-source Leakage, Reverse	V_{GS} = -30V, V_{DS} = 0V	-	-	-100	nA
On Characteristics						
$V_{GS(th)}$	Gate Threshold Voltage	V_{DS} = V_{GS}, I_D = 250uA	2.0	-	4.0	V
$R_{DS(ON)}$	Static Drain-Source On-state Resistance	V_{GS} =10 V, I_D = 0.15A	-	11.5	14.0	Ω
Dynamic Characteristics						
C_{iss}	Input Capacitance	V_{GS} =0 V, V_{DS} =25V, f = 1MHz	-	160	200	pF
C_{oss}	Output Capacitance		-	20	26	
C_{rss}	Reverse Transfer Capacitance		-	3.0	4.0	
Dynamic Characteristics						
$t_{d(on)}$	Turn-on Delay Time	V_{DD} =350V, I_D =0.8A, R_G =25Ω (Note 4, 5)	-	15	40	ns
t_r	Rise Time		-	25	60	
$t_{d(off)}$	Turn-off Delay Time		-	20	50	
t_f	Fall Time		-	30	70	
Q_g	Total Gate Charge	V_{DS} =560V, V_{GS} =10V, I_D =0.8A (Note 4, 5)	-	5.0	6.0	nC
Q_{gs}	Gate-Source Charge		-	1.0	-	
Q_{gd}	Gate-Drain Charge(Miller Charge)		-	2.0	-	

Source-Drain Diode Ratings and Characteristics

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Unit.
I_S	Continuous Source Current	Integral Reverse p-n Junction Diode in the MOSFET	-	-	0.3	A
I_{SM}	Pulsed Source Current		-	-	1.2	
V_{SD}	Diode Forward Voltage	I_S =0.3A, V_{GS} =0V	-	-	1.5	V
t_{rr}	Reverse Recovery Time	I_S=0.8A, V_{GS}=0V, dI_F/dt=100A/us	-	200	-	ns
Q_{rr}	Reverse Recovery Charge		-	0.6	-	uC

※ NOTES
1. Repeativity rating : pulse width limited by junction temperature
2. L = 100mH, I_{AS} =0.8A, V_{DD} = 50V, R_G = 25Ω , Starting T_J = 25°C
3. $I_{SD} \le$ 0.8A, di/dt $\le$ 300A/us, $V_{DD} \le$ BV_{DSS}, Starting T_J = 25°C
4. Pulse Test : Pulse Width $\le$ 300us, Duty Cycle $\le$ 2%
5. Essentially independent of operating temperature.

# Typical Characteristics

**Figure 2. Transfer Characteristics**

**Figure 3. On-Resistance Variation vs Drain Current and Gate Voltage**

**Figure 4. Body Diode Forward Voltage Variation with Source Current**


Figure 5. Capacitance Characteristics

Figure 6. Gate Charge Characteristics

Typical Characteristics (Continued)


Figure 7. Breakdown Voltage Variation

**Figure 8. On-Resistance Variation vs Temperature**


Figure 9. Maximum Safe Operating Area


**Figure 10. Maximum Drain Current vs Case Temperature**

Figure 11. Transient Thermal Response Curve

**Gate Charge Test Circuit & Waveform**

Resistive Switching Test Circuit & Waveforms

Unclamped Inductive Switching Test Circuit & Waveforms

$$E_{AS} = \frac{1}{2} L I_{AS}^2 \frac{BV_{DSS}}{BV_{DSS} - V_{DD}}$$

Peak Diode Recovery dv/dt Test Circuit & Waveforms

DUT

V_{DS}

I_{SD}

L

Driver

R_G

Same Type
as DUT

V_{GS}

V_{DD}

- dv/dt controlled by R_G
- I_{SD} controlled by pulse period

V_{GS}
(Driver)

$$D = \frac{Gate\ Pulse\ Width}{Gate\ Pulse\ Period}$$

10 V

I_{SD}
(DUT)

I_{FM} , Body Diode Forward Current

di/dt

I_{RM}

Body Diode Reverse Current

V_{DS}
(DUT)

Body Diode Recovery dv/dt

V_{SD}

V_{DD}

Body Diode
Forward Voltage Drop