

General Purpose Low-Power Audio DSP

DESCRIPTION

WM0011 Audio DSP provides Wolfson HD audio quality, with a power-budget targeted at handheld battery-powered audio devices

WM0011 combines the advanced Tensilica HiFi EP™ audio DSP with an I/O and peripheral set optimized for flexible integration into smartphones, tablets and other portable consumer electronics devices. WM0011 is ideal for extremely power-efficient implementations of advanced voice enhancement, telephony noise reduction, voice and music CODECs and general audio enhancement.

A very wide range of audio CODECs, voice CODECs and third-party algorithms from such companies as Waves Audio, SRS Labs and Dolby are available, providing a rich portfolio of audio-processing options that can be integrated into a device with no additional software development.

WM0011 comes in a space-saving 3x3mm 49-ball W-CSP package with 0.4mm pitch.

APPLICATIONS

- Wireless audio devices headsets, microphones, speakerphones
- Portable media devices
- Automotive
- General purpose digital signal processor for consumer audio applications
- Smartphones

FEATURES

- 260MHz Tensilica HiFi EP™ 24-bit audio digital signal processor
 - C-programmable with advanced debugging and profiling tool set
 - 256kB local RAM memory
 - 36kB Instruction / Data cache memory
 - 384kB general-purpose system RAM
 - Flexible boot options with 32kB boot ROM
 - 32 Channel DMA
 - XTAL or CMOS clock input
 - Low-power programmable PLL
- Security
 - Support for HW Authentication
 - Random Number Generator (RNG) to assist security algorithms
- Peripherals
 - SPI Master / Slave interface
 - 3 x multi-channel AIF interfaces, including I2S and TDM
 - UART
 - I²C Master
 - I2C Slave
 - 3 x 32-bit general-purpose timer modules
 - Watchdog timer
 - On-chip JTAG debug unit and trace buffer
 - GPIO
- · Software-defined standby modes for extended battery life

BLOCK DIAGRAM






TABLE OF CONTENTS

DESCRIPTION	1
APPLICATIONS	
FEATURES	
BLOCK DIAGRAM	
TABLE OF CONTENTS	
PIN CONFIGURATION	
ORDERING INFORMATION	
PIN DESCRIPTION	
ABSOLUTE MAXIMUM RATINGS	
ABSOLUTE MAXIMUM KATINGS	13
RECOMMENDED OPERATING CONDITIONS	
THERMAL PERFORMANCE	
ELECTRICAL CHARACTERISTICS	
TYPICAL POWER CONSUMPTION	
SIGNAL TIMING REQUIREMENTS	
SYSTEM CLOCK & PHASE LOCKED LOOP (PLL)	
AUDIO INTERFACE (AIF) TIMING	
DIGITAL AUDIO INTERFACE – MASTER MODE	
DIGITAL AUDIO INTERFACE – SLAVE MODE	
SPI INTERFACE TIMING	
SPI INTERFACE – MASTER MODE	
SPI INTERFACE - SLAVE MODE	
CONTROL INTERFACE (I2C) TIMING	
DEVICE DESCRIPTION	
INTRODUCTIONBLOCK DIAGRAM	
DESCRIPTION OF MODULES	
BOOT ROM	
TIGHTLY-COUPLED MEMORY (TCM) RAM	
MULTI-PURPOSE RAM	
TENSILICA HIFI EP [™] DSP CORE	
TIMER MODULE	
WATCHDOG MODULE	25
GPIO MODULE	25
IRQC MODULE	
I ² C MASTER AND SLAVE MODULE	
PLL MODULE	
AUDIO INTERFACE (AIF) MODULES	
SPI MODULE	
FUSE MODULE	
DMA MODULETRAX TRACE BUFFER MODULE	
JTAG MODULE	
ON-CHIP DEBUG MODULE	



POWER-ON AND RESET CONTROL	29
POWER ON RESET	29
HARDWARE RESET	30
WARM RESET	30
SOFTWARE RESET	
JTAG RESET	
BOOT SEQUENCE CONTROL	
SOFTWARE / CONFIGURATION DOWNLOAD	
CODE PACKET FORMAT	
CODE HEADER DOWNLOAD	
CODE DATA DOWNLOAD	
PLL CONFIGURATION DOWNLOAD	
BOOT STATUS AND ERROR REPORTING	
BOOT SEQUENCE FLOW DIAGRAMS	
INTERRUPTS	
MEMORY MAP	
CLOCKING	
CRYSTAL OSCILLATOR	_
PHASE LOCKED LOOP (PLL)	
· ·	
CORE DEVICE PERIPHERALS	
CCM - CHIP CONFIGURATION MODULE	
CCM FEATURES	
CLOCKING CONTROL	
RESET CONTROL	
INTERFACE PORT SELECTION	
I/O BUFFER CONTROL	
SLEEP / WAKE-UP CONTROL	
AIF BYPASS MODE	
CCM REGISTER MAP	
CCM CONTROL – GENERAL CONTROL REGISTER	
CCM STATUS – GENERAL STATUS REGISTER	
CCM GPIO SEL – PORT SELECT REGISTER	
CCM_CLK_CTRL1 - CLOCK CONTROL 1 REGISTER	
CCM CLK CTRL2 – CLOCK CONTROL 2 REGISTER	
CCM CLK CTRL3 - CLOCK CONTROL 3 REGISTER	
CCM_PLL_LOCK_CTRL - PLL LOCK DETECT CONTROL REGISTER	
CCM_CLK_ENA - CLOCK ENABLE REGISTER	66
CCM_SOFTRST – SOFTWARE RESET REGISTER	
CCM_WKUP_CTRL - CHIP WAKEUP CONTROL REGISTER	
CCM_DB_STBY - STANDBY DE-BOUNCE CONTROL REGISTER	
CCM_DB_GINT1 - GINT1 DE-BOUNCE CONTROL REGISTER	71
CCM_DB_GINT2 - GINT2 DE-BOUNCE CONTROL REGISTER	
CCM_SCRATCH1 - SCRATCHPAD 1 REGISTER	
CCM_SCRATCH2 - SCRATCHPAD 2 REGISTER	
CCM_SCRATCH3 - SCRATCHPAD 3 REGISTER	
CCM_SCRATCH4 - SCRATCHPAD 4 REGISTER	
CCM_IOCTRL1 - I/O CONTROL 1 REGISTER	
CCM_IOCTRL2 – I/O CONTROL 2 REGISTER	
CCM_IOCTRL3 – I/O CONTROL 3 REGISTER	
CCM_IOCTRL4 - I/O CONTROL 4 REGISTER	
CCM_IOCTRL5 - I/O CONTROL 5 REGISTER	
CCM_IOCTRL6 - I/O CONTROL 6 REGISTER	81



CCM IOCTRL7 - I/O CONTROL 7 REGISTER	83
CCM_IOCTRL8 - I/O CONTROL 8 REGISTER	
CCM_IOCTRL9 - I/O CONTROL 9 REGISTER	
CCM_IOCTRL10 - I/O CONTROL 10 REGISTER	
CCM IOCTRL11 – I/O CONTROL 11 REGISTER	
TIMER (TMR) MODULES	
TIMER DESCRIPTION	
TIMER INTERRUPTS	
TIMER REGISTER MAP	
TMR PRESCALE – TIMER PRESCALE REGISTER	
TMR_MAX_CNT - TIMER MAXIMUM COUNT REGISTER	
TMR_CUR_CNT = TIMER_MAXIMOM_COUNT_REGISTER TMR_CUR_CNT = TIMER_CURRENT_COUNT_REGISTER	
TMR_CTRL - TIMER CONTROL REGISTER	
TMR_INT_STATUS – TIMER INTERRUPT STATUS REGISTER	
I ² C INTERFACE MODULE	
I2C FEATURES	
I2C INTERRUPTS	
I2C REGISTER MAP I2C CFG – I ² C CONFIGURATION REGISTER	
I2C_STATUS – I2C STATUS REGISTER I2C INT CTRL – I ² C INTERRUPT CONTROL REGISTER	
12C_INT_CTRL = 1 C INTERROPT CONTROL REGISTER	
12C_MCTRL = 1 C MASTER ACCESS CONTROL REGISTER	
12C_MRXDATA = 1 C MASTER RECEIVE DATA REGISTER	
I2C_MTXDATA = 1 C MASTER TRANSMIT DATA REGISTER	
I2C_BAUD = 1 C BAUD RATE REGISTER	
12C_STXDATA - 1 C SLAVE RECEIVE DATA REGISTER	
I2C_STXDATA = 1 C SLAVE TRANSMIT DATA REGISTER	
FUSE MEMORY	
FUSE MEMORY DEFINITIONCYCLIC REDUNDANCY CHECK (CRC)	
SOFTWARE AUTHENTICATION	
GENERAL PURPOSE INPUT/OUTPUT (GPIO) MODULE	
GPIO FEATURESINPUT / OUTPUT CONTROL	
LEVEL/EDGE INTERRUPT CONTROL	
GPIO INTERRUPTS	
GPIO REGISTER MAPGPIO_OUT – GPIO_OUT PEGISTER	
GPIO_IN – GPIO INPUT REGISTER	
GPIO_DIX = GPIO DIRECTION REGISTERGPIO INV = GPIO INVERSION REGISTER	
EDGE DETECTION	
GPIO_EDGE0 – GPIO EDGE DETECTION 0 REGISTER	
GPIO_EDGE0 = GPIO EDGE DETECTION 0 REGISTER	
GPIO_EDGET = GPIO EDGE DETECTION T REGISTER	
GPIO_INT_CTRL = GPIO INTERRUPT CONTROL REGISTER	
GPIO_INT_CLR = GPIO INTERRUPT CLEAR REGISTER	
GPIO_INT_WSK = GPIO INTERRUPT WASK REGISTER	
GPIO_INT_VECT = GPIO INTERRUPT VECTOR REGISTER	
INTERRUPT CONTROLLER (IRQC) MODULE	
INTERRUPT CONTROLLER (IRQC) FEATURES	
INPUT / OUTPUT CONTROL	125



LEVEL/EDGE INTERRUPT CONTROL	125
IRQC MODULE INTERRUPTS	126
IRQC MODULE REGISTER MAP	128
IRQC_OUT - IRQ OUTPUT REGISTER	128
IRQC_IN - IRQ INPUT REGISTER	129
IRQC_DIR - IRQ DIRECTION REGISTER	129
IRQC INV – IRQ INVERSION REGISTER	130
EDGE DETECTION	131
IRQC EDGE0 - IRQ EDGE DETECTION 0 REGISTER	132
IRQC EDGE1 – IRQ EDGE DETECTION 1 REGISTER	132
IRQC INT CTRL - IRQ INTERRUPT CONTROL REGISTER	133
IRQC_INT_CLR - IRQ INTERRUPT CLEAR REGISTER	134
IRQC_IRQ_MSK - IRQ INTERRUPT MASK REGISTER	
IRQC IRQ VECT - IRQ INTERRUPT VECTOR REGISTER	
IRQC_IRQ_STS - IRQ INTERRUPT STATUS REGISTER	136
IRQC FIRQ MSK – IRQ FAST INTERRUPT MASK REGISTER	
IRQC FIRQ VECT - IRQ FAST INTERRUPT VECTOR REGISTER	139
IRQC FIRQ STS - IRQ FAST INTERRUPT STATUS REGISTER	140
TRAX TRACE BUFFER MODULE	141
TRAX REGISTER MAP	141
TRAX CONFIG – TRAX TRACE BUFFER CONFIGURATION REGISTER	142
TRAX CTRL – TRAX CONTROL REGISTER	142
TRAX STS – TRAX STATUS REGISTER	
TRAX DATA – TRAX DATA REGISTER	
TRAX ADDR – TRAX ADDRESS REGISTER	145
TRAX TRIG PC – TRAX PC MATCH TRIGGER REGISTER	
TRAX PC MATCH - TRAX PC MATCH CONTROL REGISTER	147
TRAX_DLY_CNT - TRAX POST-TRIGGER DELAY COUNT REGISTER	148
WATCHDOG TIMER (WDT) MODULE	149
WATCHDOG DESCRIPTION	149
WATCHDOG TIMER INTERRUPT	149
WATCHDOG REGISTER MAP	149
WDT CTRL - WATCHDOG CONTROL REGISTER	150
WDT CNT RESTART – WATCHDOG COUNTER RESTART REGISTER	150
WDT_MAX_CNT - WATCHDOG MAXIMUM COUNT REGISTER	150
WDT_CUR_CNT - WATCHDOG CURRENT COUNT REGISTER	151
WDT RST LEN - WATCHDOG RESET PULSE LENGTH REGISTER	151
UART MODULE	152
UART FEATURES	152
UART INTERRUPTS	
UART REGISTER MAP	153
UART DAT - UART DATA REGISTER	153
UART INT CTRL - UART INTERRUPT CONTROL REGISTER	153
UART FIFO CTRL - UART FIFO CONTROL REGISTER	154
UART_INT_STATUS - UART INTERRUPT STATUS REGISTER	155
UART_LINE_CTRL - UART LINE CONTROL REGISTER	156
UART_LOOPBACK_CTRL - UART LOOPBACK CONTROL REGISTER	156
UART_LINE_STS - UART LINE STATUS REGISTER	
UART_BAUD_LSW - UART BAUD LSW REGISTER	
UART_BAUD_MSW - UART BAUD MSW REGISTER	
SERIAL PERIPHERAL INTERFACE (SPI) MODULE	
SPI FEATURES	
SPI MASTER MODE	159
SPI SLAVE MODE	159




SPISCLK (CLOCK) CONFIGURATION	159
MISO/MOSI (DATA) CONFIGURATION	161
SPISS (SLAVE SELECT) PROTOCOL	
SPISS (SLAVE SELECT) CONFIGURATION AND TIMING CONTROL	162
EARLY TRANSMIT DATA PHASE	163
AUTOMATED RE-TRANSMISSION OF DATA WORD	164
DOUBLE-BUFFERED TRANSMIT	164
SPI BYTE-PACKING	
SPI DMA OPERATIONS	
SPI CONTROL SEQUENCES	
SPI INTERRUPTS	
SPI REGISTER MAP	
SPI CTRL – SPI CONTROL REGISTER	
SPI CFG – SPI CONFIGURATION REGISTER	
SPI SCLKDIV – SPI CLOCK DIVISION REGISTER	
SPI STATUS – SPI STATUS REGISTER	
SPI SS CFG- SPI SLAVE SELECT CONFIGURATION REGISTER	
SPI DAT- SPI DATA REGISTER	
SPI_INT_CTRL – SPI INTERRUPT CONTROL REGISTER	
SPI_DMA_CTRL = SPI_DMA_CONTROL_REGISTERSPI_DMA_CTRL = SPI_DMA_CONTROL_REGISTER	
SPI_BP_CNT – SPI BYTE PACK WORD COUNT REGISTER	
SPI_BP_CNT_SPIBYTE PACK WORD COUNT REGISTER	
DMA CONTROLLER MODULE	
DMA FEATURES	
DMA CHANNEL CONTROL	
DMA CHANNEL ARBITRATION	
NORMAL DMA OPERATION	
SHA MODULE DATA INPUT	
DOUBLE-BUFFER DMA OPERATION	
LINKED LIST DMA CHAINING	
DMA STRIDING	
BURST DATA TRANSFERS	
DMA BYTE SWAP	
ENDIAN BYTE SWAP	
DMA INTERRUPTS	
DMA REGISTER MAP	
DMA_GLB_CTRL REGISTER	
DMA_INT_STS REGISTER	193
DMA_TC_INT_MSK REGISTER	194
DMA_ERR_INT_MSK REGISTER	194
DMA_WMARK_INT_MSK REGISTER	194
DMA_LINKNUL_INT_MSK REGISTER	195
DMA_TC_STS REGISTER	195
DMA_ERR_STS REGISTER	196
DMA_WMARK_STS REGISTER	196
DMA_LINKNUL_STS REGISTER	197
DMA_FIFO_INT_MASK REGISTER	
DMA_FIFO_STATUS REGISTER	
DMA_AHB_SLAVE_ADDR REGISTER	
DMA_PRI_SRC REGISTER	
DMA_PRI_DST REGISTER	
DMA_PRI_LEN REGISTER	
DMA_LINK_ADDR REGISTER	
DMA_SEC_SRC REGISTER	
5 <u></u>	200



DMA SEC DST REGISTER	201
DMA SEC LEN REGISTER	
DMA COUNT REGISTER	
DMA WMARK CNT REGISTER	202
DMA CTRL1 REGISTER	
DMA CTRL2 REGISTER	206
DMA_SOFT_ABORT REGISTER	207
DMA_STRIDE REGISTER	207
DMA PROGRAM EXAMPLES	209
EXAMPLE 1: PERIPHERAL TRANSFERS USING DMA	209
EXAMPLE 2: MEMORY TO MEMORY TRANSFERS USING DMA	210
EXAMPLE 3: LINKED LIST DMA OPERATION	211
AIF INTERFACE MODULES	213
AIF FEATURES	213
AIF INTERFACE FORMATS	214
AIF INTERRUPTS	216
AIF REGISTER MAP	
AIF_RX_DAT – AIF RECEIVE DATA REGISTER	217
AIF_RX_CH_ID - AIF RECEIVE CHANNEL ID REGISTER	218
AIF_RX_STS – AIF RECEIVE FIFO STATUS REGISTER	
AIF_RX_LIMIT – AIF RECEIVE FIFO UPPER LIMIT REGISTER	
AIF_TX_DAT – AIF TRANSMIT DATA REGISTER	
AIF_TX_CH_ID - AIF TRANSMIT CHANNEL ID REGISTER	
AIF_TX_STS - AIF TRANSMIT FIFO STATUS REGISTER	
AIF_TX_LIMIT – AIF TRANSMIT FIFO LOWER LIMIT REGISTER	
AIF_DATA_CFG – AIF DATA CONFIGURATION REGISTER	
AIF_CLK_CFG - AIF SERIAL CLOCKING CONFIGURATION REGISTER	
AIF_CTRL – AIF CONTROL REGISTER	
AIF_INT_CTRL – AIF INTERRUPT CONTROL REGISTER	
AIF_MCLK_DIV – AIF MCLK DIVIDER REGISTER	
JTAG (JTAG) MODULE	
CROSS-TRIGGER MODULE (CTM)	
ON-CHIP DEBUG (OCD) MODULE	
APPLICATIONS INFORMATION	229
CONNECTIVITY DIAGRAM	230
PACKAGE DIMENSIONS	231
IMPORTANT NOTICE	232
ADDRESS:	
REVISION HISTORY	233



PIN CONFIGURATION





ORDERING INFORMATION

DEVICE	CUSTOM FUSES	TEMPERATURE RANGE	PACKAGE	MOISTURE SENSITIVITY LEVEL	PEAK SOLDERING TEMPERATURE
WM0011ECS/R	Un-programmed	-40 to +85°C	49-ball W-CSP	MSL1	260°C
	on programmou	.0 .0	(Pb-free, Tape and reel)		200 0
WM0011xxxECS/R	Custom-	-40 to +85°C	49-ball W-CSP	MSL1	260°C
VVIVIOUTTXXXECS/R	Programmed	-40 to +65 C	(Pb-free, Tape and reel)	IVISLI	200 C

Note:

Reel quantity = 5000

PIN DESCRIPTION

PIN NO	NAME	TYPE	PULL DEVICE	DESCRIPTION			
Powe	Power and Ground Reference						
D4	DBVDD1	Supply	-	I/O supply (except GPIO pins 414)			
A4	DCVDD	Supply	-	Core supply			
A1	PROGVDD	Supply	-	Fuse programming supply. Connect to GND.			
A2, G1	DGND	Supply	-	Ground			
D6	AVDD	Supply	-	Analogue supply			
D7	PLLC	Reference	-	PLL capacitor connection (0.1µF recommended)			
C1	DBVDD2	Supply	-	I/O supply (GPIO10, GPIO11, GPIO12, GPIO13, GPIO14 pins)			
G2	DBVDD3	Supply	-	I/O supply (GPIO4, GPIO5, GPIO6, GPIO7, GPIO8, GPIO9 pins)			
Clock	/ Reset / Miscellaneous Interfaces	i					
E7	XTI	Input	-	Crystal connection or digital clock input			
E6	XTO	Output	-	Crystal connection			
A5	RESET	Input	Pull-Up	Device reset			
E5	STANDBY	Input	Pull-Up	Standby input signal			
E3	ĪRQ	Output	Pull-Up	Interrupt output			
G4	CLKOUT/GPIO28	Input / Output	Pull-Down	Reference clock output / GPIO pin			
Audio	o Interface 1 (AIF1)						
G6	AIF1TXDAT	Output	Pull-Down	AIF1 data output			
F6	AIF1RXDAT	Input	Pull-Down	AIF1 data input			
F7	AIF1LRCLK	Input / Output	Pull-Down	AIF1 frame clock			
G7	AIF1BCLK	Input / Output	Pull-Down	AIF1 bit clock			
Audio	o Interface 2 (AIF2)						
G5	AIF2TXDAT	Output	Pull-Down	AIF2 data output			
F5	AIF2RXDAT	Input	Pull-Down	AIF2 data input			
E4	AIF2LRCLK	Input / Output	Pull-Down	AIF2 frame clock			
F4	AIF2BCLK	Input / Output	Pull-Down	AIF2 bit clock			
Audio	Interface 3 (AIF3) / Control Interfa	ce (SPI)					
B5	AIF3TXDAT/SPIMOSI/GPIO18	Input / Output	Pull-Down	AIF3 data output / SPI Master Out Slave In / GPIO ¹			
В6	AIF3RXDAT/SPIMISO/GPIO19	Input / Output	Pull-Down	AIF3 data input / SPI Master In Slave Out / GPIO ¹			
B4	AIF3LRCLK/SPISS/GPI017	Input / Output	Pull-Up	AIF3 frame clock / SPI slave select / GPIO ¹			



^{*} xxx = Unique Custom Fuse part number

^{**} Custom programmed minimum order quantity 50,000.

PIN NO	NAME	TYPE	PULL DEVICE	DESCRIPTION	
В7	AIF3BCLK/SPISCLK	Input / Output	Pull-Down	AIF3 bit clock / SPI serial clock ¹	
UART	/ I ² C Master & Slave Interfaces				
F3	UARTRX/SDA1/SDA2/GPIO22	Input / Output	Pull-Down	UART RX / Serial data 1 (slave) / Serial data 2 (master) / GPIO ²	
G3	UARTTX/SCLK1/SCLK2/GPIO23	Input / Output	Pull-Down	UART TX / Serial clock 1 (slave) / Serial clock 2 (master) / GPIO ²	
GPIO					
F1	GPIO4	Input / Output	Pull-Up/Down	GPIO pin	
F2	GPIO5	Input / Output	Pull-Up/Down	GPIO pin	
D3	GPIO6	Input / Output	Pull-Up/Down	GPIO pin	
E2	GPIO7	Input / Output	Pull-Up/Down	GPIO pin	
D2	GPIO8	Input / Output	Pull-Up/Down	GPIO pin	
E1	GPIO9	Input / Output	Pull-Up/Down	GPIO pin	
В3	GPIO10	Input / Output	Pull-Up/Down	GPIO pin	
C2	GPIO11	Input / Output	Pull-Up/Down	GPIO pin	
C3	GPIO12	Input / Output	Pull-Up/Down	GPIO pin	
A3	GPIO13	Input / Output	Pull-Up/Down	GPIO pin	
B2	GPIO14	Input / Output	Pull-Up/Down	GPIO pin	
Debug	g				
C4	TCK	Input	Pull-Up	JTAG clock	
A6	TDEBUG/TMSDEBUG	Input / Output	Pull-Up	Test Mode Debug output / Test Mode Select input	
C7	TDI	Input	Pull-Up	JTAG data input	
C6	TDO	Output	Pull-Up	JTAG data output	
C5	TMSDFT	Input	Pull-Up	JTAG mode select input	
A7	TOCDRST	Input	Pull-Up	Maskable chip reset from the debug tool	
D5	TRST	Input	Pull-Down	JTAG Test Access Port (TAP) block reset	
Other					
B1	DNC			Do Not Connect	
D1	NC			Not used - connect to GND.	

Notes:

- 1. The SPI interface I/O pads are multiplexed with AIF3
- 2. The UART, I2C master and I2C slave signals are multiplexed into two I/O pads.
- 3. The I/O pad multiplexers are configured during the boot-up sequence, as determined by the Custom Fuse settings.

Table 1 identifies the default power-up condition of each of the input / output pins, assuming that the Custom Fuses are not programmed.

Application-specific parameters for configuring the input / output pins, and many other parameters, may be selected using the integrated one-time-programmable fuses. See "Boot Sequence Control" for further details.

PIN NO	NAME	DEFAULT FUNCTION / RESET CONDITION (FUSES NOT PROGRAMMED)			
E7	XTI	XTI	input		
E6	хто	XTO	output		
A5	RESET	RESET	input	Pull-up enabled	
E5	STANDBY	STANDBY	input	Pull-up enabled	
E3	ĪRQ	ĪRQ	output	Pull-up enabled	
G4	CLKOUT/GPIO28	CLKOUT	output	Pull-down enabled	
G6	AIF1TXDAT	AIF1TXDAT	output	Pull-down enabled	
F6	AIF1RXDAT	AIF1RXDAT	input	Pull-down enabled	



PIN NO	NAME	DEFAULT FUNCTION / RESET CONDITION (FUSES NOT PROGRAMMED)			
F7	AIF1LRCLK	AIF1LRCLK	input	Pull-down enabled	
G7	AIF1BCLK	AIF1BCLK	input	Pull-down enabled	
G5	AIF2TXDAT	AIF2TXDAT	output	Pull-down enabled	
F5	AIF2RXDAT	AIF2RXDAT	input	Pull-down enabled	
E4	AIF2LRCLK	AIF2LRCLK	input	Pull-down enabled	
F4	AIF2BCLK	AIF2BCLK	input	Pull-down enabled	
B5	AIF3TXDAT/SPIMOSI/GPIO18	SPIMOSI	output	Pull-down enabled	
B6	AIF3RXDAT/SPIMISO/GPIO19	SPIMISO	input	Pull-down enabled	
B4	AIF3LRCLK/SPISS/GPIO17	SPISS	output	Pull-up enabled	
B7	AIF3BCLK/SPISCLK	SPISCLK	output	Pull-down enabled	
F3	UARTRX/SDA1/SDA2/GPIO22	UARTRX	input	Pull-down enabled	
G3	UARTTX/SCLK1/SCLK2/GPIO23	UARTTX	output	Pull-down enabled whilst RESET is asserted. Pull-down is disabled after RESET is released. UARTTX is then actively driven.	
F1	GPIO4	[Disabled]	input/output	Pull-down enabled	
F2	GPIO5	[Disabled]	input/output	Pull-down enabled	
D3	GPIO6	[Disabled]	input/output	Pull-down enabled	
E2	GPIO7	[Disabled]	input/output	Pull-down enabled	
D2	GPIO8	[Disabled]	input/output	Pull-down enabled	
E1	GPIO9	[Disabled]	input/output	Pull-down enabled	
В3	GPIO10	[Disabled]	input/output	Pull-down enabled whilst RESET is asserted. Pull-up is enabled after RESET is released.	
C2	GPIO11	[Disabled]	input/output	Pull-down enabled	
C3	GPIO12	[Disabled]	input/output	Pull-down enabled	
A3	GPIO13	[Disabled]	input/output	Pull-down enabled	
B2	GPIO14	[Disabled]	input/output	Pull-down enabled	
C4	TCK	TCK	input	Pull-up enabled	
A6	TDEBUG/TMSDEBUG	TDEBUG/TMSDEBUG		Pull-up enabled	
C7	TDI	TDI	input	Pull-up enabled	
C6	TDO	TDO	output	Pull-down enabled	
C5	TMSDFT	TMSDFT	input	Pull-up enabled	
A7	TOCDRST	TOCDRST	input	Pull-up enabled	
D5	TRST	TRST	input	Pull-down enabled	

Table 1 Default Pin Conditions (assuming Fuses are not programmed)



WM0011

ABSOLUTE MAXIMUM RATINGS

Absolute Maximum Ratings are stress ratings only. Permanent damage to the device may be caused by continuously operating at or beyond these limits. Device functional operating limits and guaranteed performance specifications are given under Electrical Characteristics at the test conditions specified.



ESD Sensitive Device. This device is manufactured on a CMOS process. It is therefore generically susceptible to damage from excessive static voltages. Proper ESD precautions must be taken during handling and storage of this device.

Wolfson tests its package types according to IPC/JEDEC J-STD-020 for Moisture Sensitivity to determine acceptable storage conditions prior to surface mount assembly. These levels are:

MSL1 = unlimited floor life at <30°C / 85% Relative Humidity. Not normally stored in moisture barrier bag.

MSL2 = out of bag storage for 1 year at <30°C / 60% Relative Humidity. Supplied in moisture barrier bag.

MSL3 = out of bag storage for 168 hours at <30°C / 60% Relative Humidity. Supplied in moisture barrier bag.

The Moisture Sensitivity Level for each package type is specified in Ordering Information.

CONDITION	MIN	MAX
Supply voltage (DCVDD)	DGND - 0.3V	1.6V
Supply voltage (DBVDD1, DBVDD2, DBVDD3, AVDD, PROGVDD)	DGND - 0.3V	5.0V
Voltage range digital inputs (DBVDD1 domain)	DGND - 0.3V	DBVDD1 + 0.3V
Voltage range digital inputs (DBVDD2 domain)	DGND - 0.3V	DBVDD2 + 0.3V
Voltage range digital inputs (DBVDD3 domain)	DGND - 0.3V	DBVDD3 + 0.3V
Operating temperature range, T _A	-40°C	+85°C
Junction temperature, T _J	-40°C	+125°C
Storage temperature after soldering	-65°C	+150°C

RECOMMENDED OPERATING CONDITIONS

PARAMETER	SYMBOL	MIN	TYP	MAX	UNIT
Digital core supply range	DCVDD	1.14	1.2	1.32	V
Digital I/O supply range	DBVDD1	1.62	1.8	1.98	V
Digital I/O supply range (GPIO10, GPIO11, GPIO12, GPIO13, GPIO14)	DBVDD2	1.62		3.63	V
Digital I/O supply range (GPIO4, GPIO5, GPIO6, GPIO7, GPIO8, GPIO9)	DBVDD2	1.62		3.63	V
PLL supply range	AVDD	1.14	1.2	1.32	V
Fuse programming supply	PROGVDD		0		V
Ground	DGND		0		V
Operating temperature range	T _A	-40		+85	°C

Notes:

- 1. All supplies are independent of each other (i.e. not internally connected)
- 2. PROGVDD must be tied to 0V during normal operation
- 3. The WM0011 can operate with DBVDD2 tied to 0V, but GPIO10, GPIO11, GPIO12, GPIO13, GPIO14 functionality is not supported in this case
- The WM0011 can operate with DBVDD3 tied to 0V, but GPIO4, GPIO5, GPIO6, GPIO7, GPIO8, GPIO9 functionality is not supported in this case



THERMAL PERFORMANCE

Thermal analysis should be performed in the intended application to prevent the WM0011 from exceeding maximum junction temperature. Several contributing factors affect thermal performance most notably the physical properties of the mechanical enclosure, location of the device on the PCB in relation to surrounding components and the number of PCB layers. Connecting the GND pin through thermal vias and into a large ground plane will aid heat extraction.

Three main heat transfer paths exist to surrounding air as illustrated below in:

- Package top to air (radiation)
- Package bottom to PCB (radiation)
- Package pins to PCB (conduction)




Figure 1 Heat Transfer Paths

The temperature rise T_R is given by $T_R = P_D * \Theta_{JA}$

- P_D is the power dissipated in the device.
- Θ_{JA} is the thermal resistance from the junction of the die to the ambient temperature and is therefore a measure of heat transfer from the die to surrounding air. Θ_{JA} is determined with reference to JEDEC standard JESD51-9.

The junction temperature T_J is given by $T_J = T_A + T_R$, where T_A is the ambient temperature.

PARAMETER	SYMBOL	MIN	TYP	MAX	UNIT
Ambient Temperature	T _A	-40		+85	°C
Junction Temperature	T_J	-40		+125	°C
Thermal Resistance	Өда		58		°C/W

Note:

- Junction temperature is a function of ambient temperature and of the device operating conditions. The ambient temperature limits and junction temperature limits must both be observed.
- 2. Thermal resistance (Θ_{JA}) is measured using JESD51-2 methodology



ELECTRICAL CHARACTERISTICS

Test Conditions

DCVDD=AVDD=1.2V, DBVDD1=DBVDD2=DBVDD3=1.8V, $T_A = +25$ °C

PARAMETER	SYMBOL	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Digital Input / Output						
Input HIGH Level, GPIO[49] pads	V _{IH}		0.65 x V _{DBVDD3}			V
Input LOW Level, GPIO[49] pads	V _{IL}				0.35 x V _{DBVDD3}	V
Input HIGH Level, GPIO[1014] pads	V _{IH}		0.65 x V _{DBVDD2}			V
Input LOW Level, GPIO[1014] pads	V _{IL}				0.35 x V _{DBVDD2}	V
Input HIGH Level, All other digital pads	V _{IH}		0.65 x V _{DBVDD1}			V
Input LOW Level, All other digital pads	V _{IL}				0.35 x V _{DBVDD1}	V
Output HIGH Level, GPIO[49] pads	V _{OH}	I _{OH} = 5mA Full strength output drive (*_DS = 1)	0.75 x V _{DBVDD3}			V
Output LOW Level, GPIO[49] pads	V _{OL}	I_{OL} = -5mA Full strength output drive (*_DS = 1)			0.25 x V _{DBVDD3}	V
Output HIGH Level, GPIO[1014] pads	V _{OH}	I _{OH} = 5mA Full strength output drive (*_DS = 1)	0.75 x V _{DBVDD2}			V
Output LOW Level, GPIO[1014] pads	V _{OL}	I _{OL} = -5mA Full strength output drive (*_DS = 1)			0.25 x V _{DBVDD2}	V
Output HIGH Level, All other digital pads	V _{OH}	I _{OH} = 1mA Full strength output drive (*_DS = 1)	0.75 x V _{DBVDD1}			V
Output LOW Level, All other digital pads	V _{OL}	I _{OL} = -1mA Full strength output drive (*_DS = 1)			0.25 x V _{DBVDD1}	V
Input Capacitance	C _{IN}				2.8	pF
Input Leakage			-10		+10	μA
Pull-up resistance, GPIO[414] pads		Pull-Up enabled for the respective pad (*_PU = 1)		61		kΩ
Pull-down resistance, GPIO[414] pads		Pull-Down enabled for the respective pad (*_PD = 1)		61		kΩ
Pull-up resistance, All other digital pads		Pull-Up enabled for the respective pad (*_PU = 1)		38		kΩ
Pull-down resistance, All other digital pads		Pull-Down enabled for the respective pad (*_PD = 1)		40		kΩ

Selectable output drive strength control is provided on the digital output pads, using the *_DS register bits. The reduced drive strength option may be used at lower clock speeds, if preferred. Specific characteristic data for reduced drive strength is not available.



TYPICAL POWER CONSUMPTION

Typical power consumption data is provided below for a number of different operating conditions.

Test Conditions:

DCVDD = AVDD = 1.2V, DBVDD1 = 1.8V, DBVDD2 = DBVDD3 = 0V, T_A = +25°C

OPERATING MODE	TEST CONDITIONS	I _{DCVDD}	I _{DBVDD1}	I _{AVDD}	TOTAL
Reset	RESET asserted CLKIN = 0MHz	0.2mA	0.03mA	0.05mA	0.35mW
BootROM (awaiting code download)	RESET de-asserted CLKIN = 24.576MHz	8.78mA	0.48mA	0.05mA	11.46mW
Sleep Mode	RESET de-asserted SLP_ENA=1 (CCM_WKUP_CTRL register) CLKIN = 0MHz DSPCLK disabled, AHBCLK disabled	0.25mA	0.02mA	0.05mA	0.40mW
	RESET de-asserted SLP_ENA=1 (CCM_WKUP_CTRL register) CLKIN = 24.576MHz DSPCLK disabled, AHBCLK disabled RAM & IRQC modules enabled	0.91mA	0.47mA	0.05mA	2.00mW
Sleep Mode AIF Bypass enabled	RESET de-asserted SLP_ENA=1 (CCM_WKUP_CTRL register) CLKIN = 0MHz DSPCLK disabled, AHBCLK disabled AIF Bypass Mode A enabled	0.27mA	0.16mA	0.05mA	0.67mW
	RESET de-asserted SLP_ENA=1 (CCM_WKUP_CTRL register) CLKIN = 24.576MHz DSPCLK disabled, AHBCLK disabled AIF Bypass Mode A enabled	0.95mA	0.60mA	0.05mA	2.28mW
Run Mode (full processor load)	RESET de-asserted SLP_ENA=0 (CCM_WKUP_CTRL register) CLKIN = 24.576MHz PLLOUT = 259.2MHz All peripherals enabled Processor fully loaded	90mA	0.60mA	0.10mA	109.2mW

The WM0011 supports a low-power Sleep mode, as referenced above. Note that, when the WM0011 is not in use, the Sleep mode (not the Reset mode) is recommended for typical applications. The Sleep mode allows the full processor functionality to be resumed at any time, without needing to re-load the software code. The Sleep mode also enables AIF Bypass modes to be selected.



SIGNAL TIMING REQUIREMENTS SYSTEM CLOCK & PHASE LOCKED LOOP (PLL)

Test Conditions

DCVDD=AVDD=1.2V, DBVDD1=DBVDD2=DBVDD3=1.8V, $T_A = +25^{\circ}C$

PARAMETER	SYMBOL	MIN	TYP	MAX	UNIT
External Clock Timing					
Chip Clock Input	CLKIN			26	MHz
Alternate Clock Input	ALTCLK			26	MHz
Timer Clock Trigger	TMRCLK			26	MHz
Input Clock duty cycle		40		60	%
Phase Locked Loop (PLL)					
PLL input frequency	CLKIN	5		26	MHz
PLL input duty cycle		40		60	%
PLL output frequency	PLLOUT	6.25		260	MHz
PLL lock time				2	ms
Internal Clock Timing					
DSP Core Clock	DSPCLK			260	MHz
AHB Bus Clock	AHBCLK			130	MHz
APB Bus Clock	APBCLK			130	MHz

Table 2 System Clock and Phase Locked Loop (PLL)

The WM0011 incorporates a 2-stage cascaded PLL circuit; the PLL timing parameters above refer to the 2-stage circuit in its entirety. Note that the specified frequency limits are not applicable to the internal reference points within the cascaded PLL circuits.



AUDIO INTERFACE (AIF) TIMING

DIGITAL AUDIO INTERFACE - MASTER MODE




Figure 2 AIF Interface Timing - Master Mode

Test Conditions

DCVDD=AVDD=1.2V, DBVDD1=DBVDD2=DBVDD3=1.8V, $T_A = +25$ °C, C_{LOAD} =5pF (output pins)

PARAMETER	SYMBOL	MIN	TYP	MAX	UNIT
Audio Interface Timing - Master Mode					
AIFnBCLK cycle time	t _{BCY}	80			ns
AIFnBCLK duty cycle		40		60	%
AIFnLRCLK propagation delay from AIFnBCLK falling edge	t _{LRD}	0		15	ns
AIFnTXDAT propagation delay from AIFnBCLK falling edge	t _{DD}	0		15	ns
AIFnRXDAT setup time to AIFnBCLK rising edge	t _{DSU}	16.3			ns
AIFnRXDAT hold time from AIFnBCLK rising edge	t _{DH}	16.3			ns

Table 3 AIF Master Mode Timing Values

Note the timing figures quoted in the table above are for full drive strength outputs; these timings are not guaranteed for reduced drive strength.



DIGITAL AUDIO INTERFACE - SLAVE MODE




Figure 3 AIF Interface Timing - Slave Mode

Test Conditions

DCVDD=AVDD=1.2V, DBVDD1=DBVDD2=DBVDD3=1.8V, T_A = +25°C, C_{LOAD} =5pF (output pins)

PARAMETER	SYMBOL	MIN	TYP	MAX	UNIT
Audio Interface Timing - Slave Mode					
AIFnBCLK cycle time	t _{BCY}	80			ns
AIFnBCLK duty cycle		35		65	%
AIFnLRCLK set-up time to AIFnBCLK rising edge	t _{LRSU}	16.3			ns
AIFnLRCLK hold time from AIFnBCLK rising edge	t _{LRH}	7.5			ns
AIFnRXDAT hold time from AIFnBCLK rising edge	t _{DH}	10			ns
AIFnTXDAT propagation delay from AIFnBCLK falling edge	t _{DD}	0		12	ns
AIFnRXDAT set-up time to AIFnBCLK rising edge	t _{DSU}	16.3			ns

Table 4 AIF Slave Mode Timing Values

Note the timing figures quoted in the table above are for full drive strength outputs; these timings are not guaranteed for reduced drive strength.

SPI INTERFACE TIMING

SPI INTERFACE - MASTER MODE




Figure 4 SPI Master Mode Timing

Note this diagram shows the mode where incoming data (SPIMISO) is sampled on the rising edge of SPISCLK, and outgoing data (SPIMOSI) transitions on the falling edge of SPISCLK.

Test Conditions AVDD=DCVDD=1.2V, DBVDD1=DBVDD2=DBVDD3=1.8V, $T_A = +25^{\circ}C$, C_{LOAD} =5pF (output pins), unless otherwise stated.

PAF	SYMBOL	MIN	TYP	MAX	UNIT	
SPI Interface Timing - Mas	ter Mode	•				
SPISS set-up time to SPISC	LK rising edge	t _{ssu}	25			ns
SPISS hold time from SPISC	CLK falling edge	t _{SHO}	25			ns
SPISCLK pulse cycle time		t _{scy}	61.6			ns
In SPI Master mode, the ma	MHz. It is also re	quired that F	SPISCLK ≤ FAR	_{HBCLK} /8.		
SPISCLK duty cycle			40		60	%
SPIMISO set-up time to SPI	SCLK rising edge	t _{DSU}	10.5			ns
SPIMISO hold time from SPI	SCLK rising edge	t _{DHO}	2.0			ns
SPIMOSI propagation	5pF, reduced drive strength	t _{DL}			5.1	ns
delay from SPISCLK	5pF, full drive strength				4.7	
falling edge	25pF, reduced drive strength				6.3	
	25pF, full drive strength				8.7	

Table 5 SPI Master Mode Timing Values

Note the timing figures quoted in the table above are for full drive strength outputs (except where otherwise stated); these timings are not guaranteed for reduced drive strength.



SPI INTERFACE - SLAVE MODE




Figure 5 SPI Slave Mode Timing

Note this diagram shows the mode where incoming data (SPIMOSI) is sampled on the rising edge of SPISCLK. By default, the outgoing data (SPIMISO) transitions on the falling edge of SPISCLK. When 'Early Transmit Data Phase' mode is selected (TX_PHASE=1), the outgoing data (SPIMISO) transitions on the rising edge of SPISCLK.

Test Conditions

 $AVDD=DCVDD=1.2V,\ DBVDD1=DBVDD2=DBVDD3=1.8V,\ T_A=+25^{\circ}C,\ C_{LOAD}=5pF\ (output\ pins),\ unless\ otherwise\ stated.$

PARAMETER		SYMBOL	MIN	TYP	MAX	UNIT
SPI Interface Timing - Slave Mode						
SPISS set-up time to SPISCLK rising edge		t _{ssu}	t _{AHBCLK} + 1.0			ns
SPISS hold time from SPISCLK falling edge		t _{SHO}	2.0			ns
SPISCLK pulse cycle time		t _{scy}	38.5			ns
In SPI Slave mode, the maximum SPISCLK fi	requency is 26MH:	z. It is also require	d that F _{SPISC}	LK < F _{AHBCLK} .		
SPISCLK duty cycle			40		60	%
SPIMOSI set-up time to SPISCLK rising edge)	t _{DSU}	2.0			ns
SPIMOSI hold time from SPISCLK rising edge	е	t _{DHO}	2.0			ns
SPIMISO propagation delay from	C _{LOAD} =25pF	t _{DL}			12.1	ns
SPISCLK falling edge	C _{LOAD} =5pF				9.3	
SPIMISO propagation delay from	C _{LOAD} =25pF	$t_{\sf EDL}$			14.1	ns
SPISCLK rising edge (early TX data mode)	C _{LOAD} =5pF				11.3	
SPIMISO enable from SPISS falling edge		t _{ZD}			13.6	ns
SPIMISO disable from SPISS rising edge		t _{DZ}			7.8	ns

Table 6 SPI Slave Mode Timing Values

Note the timing figures quoted in the table above are for full drive strength outputs; these timings are not guaranteed for reduced drive strength.



CONTROL INTERFACE (12C) TIMING




Figure 6 I²C Control Interface Timing

Test Conditions

AVDD= DCVDD=1.2V, DBVDD1=DBVDD2=DBVDD3=1.8V, T_A = +25°C, unless otherwise stated.

PARAMETER		SYMBOL	MIN	TYP	MAX	UNIT
SCLKn Frequency					1000	kHz
SCLKn Low Pulse-Width		t ₁	500			ns
SCLKn High Pulse-Width		t ₂	260			ns
Hold Time (Start Condition)	Pulse filter OFF	t ₃	260			ns
	Pulse filter ON		275			
Setup Time (Start Condition)		t ₄	260			ns
SDAn, SCLKn Rise Time		t ₆			120	ns
SDAn, SCLKn Fall Time		t ₇			120	ns
Setup Time (Stop Condition)		t ₈	260			ns
SDAn Setup Time (data/ACK inpu	ut)	t ₅	50			ns
SDAn Hold Time (data/ACK input)		t ₉	0			ns
SDAn Valid Time (data/ACK output)		t ₁₀			450	ns
Pulse width of spikes that will be	suppressed	t _{ps}	0		50	ns

Table 7 I²C Timing Values



DEVICE DESCRIPTION INTRODUCTION

The WM0011 is an audio DSP designed for smartphones and other high performance audio applications. The architecture is optimised for multi-channel audio processing such as software CODECs, equalisation, compression and echo cancellation.

BLOCK DIAGRAM




Figure 7 WM0011 Block Diagram

WM0011

DESCRIPTION OF MODULES

BOOT ROM

The 32kB boot ROM allows the WM0011 to boot from a variety of sources. These are listed in the table below.

MODULE	BOOTABLE FROM
SPI Slave	External host processor
SPI Master	SST25WFxxx SPI Serial Flash

TIGHTLY-COUPLED MEMORY (TCM) RAM

The DSP's primary memory comprises 64-bit wide, zero-latency tightly coupled memory.

- 128kB of instruction RAM
- 128kB of data RAM

MULTI-PURPOSE RAM

The 384kB system RAM is connected to the DSP via the system bus. This RAM can be used for storing either instructions or data. Both data and instructions can be transferred in and out of TCM by DMA.

TENSILICA HIFI EP™ DSP CORE

The core combines a 24-bit audio DSP engine that has been optimised for highly efficient high-resolution audio processing, with a GCC-compatible (GNU Compiler Collection) general purpose RISC instruction set. It includes logic to interface with the AHB bus and the TRAX Trace Buffer, and to the JTAG TAP controller in order to provide support for On-Chip Debug (OCD). The HiFi EP^{TM} features:

- 7-stage instruction pipeline
- One load-store unit
- 12kB 3-way Instruction Cache (64-bit width), and corresponding TAG memory
- 24kB 3-way Data Cache (64-bit width), and corresponding TAG memory
- Pre-fetch buffering for slow external RAM support
- TCM Core Instruction RAM (64-bit width)
- PIF-to-AHB-Lite Bridge, Synchronous, 64-bit width
- Three general purpose timers
- Interrupt controller, with sixteen external and five internal interrupt inputs
- On-Chip Debug (OCD) support
- Trace port and corresponding 1kB TRAX trace RAM (32-bit width)
- Floating point accelerator

For more detailed information on the Tensilica HiFi EP™ core, refer to the 'HiFi EP Audio Engine Instruction Set Architecture Reference Manual' (HIFIEP-ISA-rm.pdf), available from Tensilica.



Production Data

TIMER MODULE

Three 32-bit general-purpose timers are provided. The timers can be configured as up-counters or as down-counters. The Timer block features include:

- Free-running counter operation (triggered internally or externally)
- Event counter operation (externally triggered)
- One-shot operation from either an external or an internal trigger

WATCHDOG MODULE

A watchdog timer block is provided as a means to reset the WM0011 chip in the case of a software failure. A timeout of the watchdog produces a Warm Reset (maskable) that includes a reset of most registers and state machines, and of the PLL.

GPIO MODULE

There is one GPIO controller controlling seventeen multiplexed GPIO inputs. Two of these inputs can be selected as an interrupt to HiFi EPTM, or one can be selected to be used as an input to the IRQC controller.

IRQC MODULE

The IRQC controller provides fine control of interrupts (edge control, etc). It also enables wake-up, and controls the external $\overline{\text{IRQ}}$ output pin. Table 8 shows the IRQC assignments.

IRQC BIT	DIRECTION	DESCRIPTION
15	Output	Software interrupt – HiFi EP™ interrupt input
14	Output	Software interrupt – HiFi EP™ interrupt input
13	Input	Reserved
12	Input	Reserved
11	Input	Timer 2 interrupt
10	Input	Timer 1 interrupt
9	Input	DMA interrupt
8	Input	Watchdog interrupt
7	Input	STANDBY pin (Active Low)
		Note this input is inverted internally, and is therefore Active High at the input to the IRQC module.
6	Input	I2C interrupt
5	Input	AIF 2 interrupt
4	Input	AIF 1 interrupt
3	Input	UART interrupt
2	Input	SPI interrupt
1	Input	Cascaded interrupt input from the GPIO controller (Active Low)
0	Output	IRQ pin (Active Low)

Table 8 IRQC Interrupt assignment



I²C MASTER AND SLAVE MODULE

The I²C module provides two independent I²C buses. These are configured as one master and one slave. External pins are multiplexed such that only one of the I²C Master, the I²C slave, or the UART can be configured at any one time.

I²C Master:

- 100kHz, 400kHz and 1MHz operation
- Single master

I²C Slave:

- 100kHz, 400kHz and 1MHz operation
- Clock Stretching

PLL MODULE

An integrated cascade PLL can synthesise all internal clocks from a CMOS external reference clock or a directly-connected crystal. The two-stage PLL can generate accurate standard audio sampling frequencies from a wide range of reference frequencies. The cascade PLL provides a single lock indicator.

AUDIO INTERFACE (AIF) MODULES

The Audio Interface module transmits and receives a wide range of commonly used serial digital audio formats, including I^2S and multi-channel TDM. It has two independent serial data lines with a shared bit clock and a shared frame clock for transmit and receive.

Data is typically transferred between the AIF modules and memory by DMA.

SPI MODULE

The SPI control interface block features support for:

- 4-wire SPI protocol up to 26 MHz
- Master and slave mode operation
- Selectable 8, 16, 24, 32 and 64-bit data word transfer



FUSE MODULE

The fuse memory is a small area of non-volatile, one-time programmable (OTP) memory that controls:

- Access to the JTAG port, for security on production devices
- Port selection for program download following reset
- · Start-up (default) register settings
- · Security configuration

For custom-programmed devices, the fuses are configured during manufacture, according to application-specific requirements.

The WM0011 is also available as an un-programmed device. Note that fuse programming by users is not supported.

DMA MODULE

The DMA module automates the movement of data between memory and key peripherals, or between different memory locations. Features of the DMA controller include:

- 32 independent channels
- DMA requests can be assigned to either a high or a low priority arbitration group, with each group being arbitrated separately
- Low priority arbitration group requests use a master transfer type of either Single or Burst
- Software transfer trigger per channel
- Each DMA channel is configurable for 64-bit, 32-bit, 16-bit or 8-bit transfers
- Programmable transfer length
- · DMA chaining capability via Linked List descriptor
- Programmable byte-swapping function
- DMA striding

TRAX TRACE BUFFER MODULE

The Tensilica HiFi EP™ core has a trace capture unit that records the program execution flow to a circular trace buffer. Interrupts, exceptions and branches taken are all recorded in the trace capture file, which can be later used with the OCD module and Tensilica software tools for debugging real-time events or errors.



JTAG MODULE

The WM0011 features an IEEE 1149.1 JTAG Test Access Port (TAP) controller module for chip boundary scanning. The JTAG module also provides access to the On-Chip Debug (OCD) functions for the DSP core. A de-bug server connects to the TAP through a host TAP interface, which is typically an external device such as the USB2Demon™ from Macraigor Systems. All supported JTAG probes are shown on the Tensilica website at http://www.tensilica.com/partners/jtag-probes/. Using the JTAG TAP controller, users can access and control the software-visible state of the processor, including:

- Generate an interrupt to put the processor in the debug mode
- · Gain control of the processor upon any debug exception
- Read and write any software-visible register and/or memory location
- Resume normal mode of operation

The JTAG interface can be disabled on custom-programmed devices, to ensure device security. When the JTAG module is disabled, the WM0011 will only execute software code that has been securely authenticated.

The TAP interface consists of five signals listed below.

PIN NAME	DIRECTION	DESCRIPTION		
TCK	Input	TAP clock		
TMSDEBUG	Input	Input to TAP controller state machine		
TMSDFT	Input	JTAG mode select input		
TRST	Input	Reset input (Active low) for initialisation of the TAP controller		
TDI	Input	Selected serial instruction/data shift register input		
TDO	Output	Selected serial instruction/data shift register tri-state output		

Table 9 IEEE 1149.1 TAP Signals

For more detailed information, refer to the 'Tensilica On-Chip Debugging Guide' (onchip_debug_guide.pdf).

ON-CHIP DEBUG MODULE

The Tensilica HiFi EP core has an On-Chip Debug (OCD) function that is accessed by the JTAG module.

The OCD module may be reset by the JTAG debugger probe by asserting the TOCDRST signal. This signal may also optionally generate a warm reset of the chip.

For further details on the on-chip debug module, please refer to the Tensilica user guide for the on-chip debug, 'onchip_debug_guide.pdf'.



POWER-ON AND RESET CONTROL

The WM0011 incorporates a number of different Reset mechanisms, which are summarised below.

Hardware Reset - this is controlled by the RESET input pin. When the RESET pin is asserted, the chip is held in its reset condition, with all modules disabled and registers set to default. When the RESET pin is de-asserted, the WM0011 will commence the boot sequence.

Warm Reset - this is controlled by the $\overline{\text{TOCDRST}}$ input pin, or by internal functions (Watchdog timeout, PLL Lock status, or the Wake-Up FSM). Each of these triggers can be masked individually. If any of the Warm Reset conditions is asserted (and unmasked), the Warm Reset will reset the core functions and peripheral modules.

Software Reset - this function comprises individual reset control fields for each peripheral module.

POWER ON RESET

There is no Power-On Reset (POR) circuit for initialising the chip on power-up.

It is required that the $\overline{\text{RESET}}$ input pin is asserted (logic '0') during power-up, and must remain asserted until the power supply rails are within recommended operating conditions, and the CLKIN reference is stable.

The WM0011 boot sequence will commence after the $\overline{\text{RESET}}$ pin has been de-asserted. When the WM0011 is ready to commence software/configuration download, the $\overline{\text{IRQ}}$ output pin will be asserted (logic '0').

See "Boot Sequence Control" for details of the WM0011 boot sequence. Note that, on completion of the boot sequence, the \overline{IRQ} output pin will be de-asserted (logic '1').

Note that, under default start-up conditions, the CLKIN input is selected as the clock source. The Custom fuse settings, and/or PLL Configuration download, can be used to select the start-up clocking configuration for different applications.

The Power-On Reset sequence is illustrated in Figure 8.




Figure 8 Power-On Reset Sequence



HARDWARE RESET

The Hardware Reset is triggered by asserting the RESET input pin. This pin is an 'active low' input; the Hardware Reset is asserted by applying a logic '0'. The Hardware Reset will reset the core functions and peripheral modules.

The WM0011 boot sequence will commence after the RESET pin has been de-asserted. When the WM0011 is ready to commence software/configuration download, the IRQ output pin will be asserted (logic '0').

See "Boot Sequence Control" for details of the WM0011 boot sequence. Note that, on completion of the boot sequence, the \overline{IRQ} output pin will be de-asserted (logic '1').

Note that, under default start-up conditions, the CLKIN input is selected as the clock source. The Custom fuse settings, and/or PLL Configuration download, can be used to select the start-up clocking configuration for different applications.

The Hardware Reset sequence is illustrated in Figure 9.




Figure 9 Hardware Reset Sequence

WARM RESET

The conditions that will initiate a Warm Reset are listed below. Each condition can be individually enabled or masked, to control whether a Warm Reset is triggered by the respective condition. The Warm Reset will reset the peripheral modules. Note that the Core Configuration Module (CCM) settings and the RAM contents are not affected by the Warm Reset (except where overwritten by the associated boot sequence).

TOCDRST input - this pin is provided for use as an input from the debug tool. Under default conditions, asserting this pin (logic '0') will trigger a Warm Reset. This can be masked using the OCD_MSK bit.

Watchdog timeout - the Watchdog Timeout condition can trigger a Warm Reset. This is disabled by default, and must be enabled in the Watchdog Timer (WDT) module using the WDT_RST_ENA bit if required. The Warm Reset can be masked within the Chip Configuration module using the WDT_MSK bit.

PLL Lock - the 'out-of-lock' condition in the PLL can trigger a Warm Reset. Under default conditions, the 'out-of-lock' condition will trigger a Warm Reset. This can be masked using the PLL MSK bit.

Wake-Up condition - the device wake-up is triggered by the FIRQ_N signal from the Interrupt Controller (IRQC) module to the Wake-Up FSM. The Wake-Up event can be enabled as a Warm Reset condition using the WKUP RST ENA bit.

When a Warm Reset is triggered as part of a Wake-Up transition, software execution will commence at the code address determined by the STATIC_VECT_SEL register field (see Table 25). If the primary reset vector is selected, then the code execution will be equivalent to a Hardware Reset. The alternate reset vector allows application-specific reset behaviour to be configured. See "Memory Map" for details of the reset vector addresses.

The Warm Reset logic is shown in Figure 10. The illustration includes a number of latching status registers that are associated with the Warm Reset conditions.






Figure 10 Warm Reset Control

SOFTWARE RESET

The Software Reset function comprises individual reset control fields for each peripheral module. Setting these bits to '0' will reset the respective module to its start-up condition. (These bits must be set to '1' for normal operation of the module.)

The Software Reset control bits are located in the CCM_SOFTRST register (see Table 24).

JTAG RESET

The JTAG interface controller is reset by asserting the $\overline{\text{TRST}}$ input pin. This pin is an 'active low' input; the JTAG Reset is asserted by applying a logic '0'.

Note that the JTAG interface is not affected by the WM0011 Warm Reset or Software Reset functions.

The JTAG interface can be disabled on custom-programmed devices, to ensure device security.



BOOT SEQUENCE CONTROL

Following Power-Up or Hardware Reset, the WM0011 executes the integrated ROM boot code, which starts up the chip from the reset condition. Following a short self-test routine, the \overline{IRQ} pin is asserted (logic 0), indicating the WM0011 is ready to commence software/configuration download.

The boot-up behaviour is configurable using internal, one-time-programmable fuses. The fuse data controls which interface will be used for software/configuration download. The fuses also allow the start-up condition of certain control registers to be configured.

Note that the fuse data capability is supported on custom-programmed devices only. Un-programmed devices do not support these options. Fuse programming by users is not supported.

The software/configuration download is described later in this section. See also "Fuse Memory" for details of the programmable fuses.

As part of the boot sequence, the WM0011 will determine whether the Custom fuses have been programmed.

If the Custom fuses are not programmed, then the WM0011 will await a software/configuration download via the SPI (Slave) port.

If the Custom fuses have been programmed, then the fuse data will select the desired clocking configuration, and also select the desired boot method for software/configuration download. The available download options are SPI Slave, or SPI Master (eg. Flash Memory).

If SPI Master is selected, then the boot download is automatically initiated by the WM0011. If SPI Slave is selected, then the boot download is controlled by an external device. In all cases, the software will automatically execute on completion of a successful code download.

For normal operation, the software/configuration download must include executable code for the WM0011 DSP Core. The download may, optionally, include PLL settings codes for setting the desired clocking configuration.

The supported download actions are described later in this section. The 'Code Packet' format, also described, is used in each case.

The device clocking configuration can be selected via Custom fuse data or via PLL Configuration download. Note that, if the Custom fuses have been programmed, then the associated clocking configuration details will be superseded by the PLL Configuration data, if this is subsequently received.

Note that the Custom fuse data and PLL Configuration download include parameters that are held in the WM0011 control registers. The fuse settings and PLL download will determine the start-up values of the corresponding registers, but these can be updated during normal operation later if required.

The \overline{IRQ} pin is asserted (logic 0) shortly after Power-Up or Hardware Reset, indicating the WM0011 is ready to commence software/configuration download. The \overline{IRQ} pin remains asserted until valid application software is fully downloaded; the \overline{IRQ} output is then de-asserted (logic 1).

SOFTWARE / CONFIGURATION DOWNLOAD

The software/configuration download following power-up or hardware reset will comprise one or more of the following operations:

- Software Header download
- Software Data download
- Phase Locked Loop (PLL) configuration

A standard "Code Packet Format" data transfer mode is used in all cases, as described below.



CODE PACKET FORMAT

The Code Packet Format comprises 4 data blocks, as described in Table 10.

NAME	SIZE	DESCRIPTION	
CMD	1 byte	Command field, describing the function of the packet	
LEN	3 bytes	Length (in bytes) of the DAT portion of this code packet	
ADDR	4 bytes	Memory Address associated with the packet	
DAT	0 to 8184 bytes	Data words	

Table 10 Code Packet Format

The total size of the Code Packet (LEN) is required to be a multiple of 8 bytes.

The ADDR field must also be 64-bit aligned (ie. a multiple of 8 bytes).

All multi-byte data fields in the packet must the formatted in 'little endian' (Least Significant Byte first) format

One or more code packets may be downloaded to the WM0011 in order to configure the device for the required application. The Code Packet Format is illustrated in Figure 11.



Figure 11 Code Packet Format

CODE HEADER DOWNLOAD

The Software Code download operation requires multiple Code Packets to be sent to the WM0011. The download may be achieved via the SPI Slave or SPI Master (eg. Flash Memory) interfaces. If the Custom fuses are not programmed, then only the SPI (Slave) download method is possible.

The Software Code download comprises one Code Header packet, followed by multiple Code Data packets.

The Code Packet definition for the Code Header is:

- CMD = 0x02
- LEN = 0x00_0108
- ADDR = Start Address for code execution
- DAT = Data words

In the DAT portion of the code packet, the first 32-bit data word will contain the total length (in bytes) of the code image. This is followed by a 32-bit filler word, followed by the 256-byte image signature (SHA-256).

For custom-programmed devices, the WM0011 supports PKA-encryption of the image signature. This is not supported on un-programmed devices.

On receipt of a valid Code Header packet, the WM0011 will expect to receive the associated Code Data packets, thus completing the software code download.

Boot status and error codes are reported via the UART interface, and via the SPI interface during the Code Header download - see "Boot Status and Error Reporting".

CODE DATA DOWNLOAD

The Software Code download comprises one Code Header packet (as described above), followed by multiple Code Data packets.

The Code Packet definition for the Code Data is:

- CMD = 0x03
- LEN = Data Length (in bytes)
- ADDR = Start Address for code data
- DAT = Data words

On completion of the full set of Code Data packet downloads, the $\overline{\text{IRQ}}$ output is de-asserted and the WM0011 will commence execution of the downloaded software.

Note that completion of the Code Data packets is determined by the code image length that is contained within the Code Header packet (DAT). Software execution commences at the start address (ADDR) - also contained in the Code Header packet.

Boot status and error codes are reported via the UART interface, and via the SPI interface during the Code Data download - see "Boot Status and Error Reporting".

PLL CONFIGURATION DOWNLOAD

The PLL Configuration download operation requires a single Code Packet to be sent to the WM0011. The download may be achieved via the SPI Slave or SPI Master (eg. Flash Memory) interfaces. If the Custom fuses are not programmed, then only the SPI (Slave) download method is possible.

The Code Packet definition for PLL Configuration download is:

- CMD = 0x04
- LEN = 0x00_0018
- ADDR = 0x0000_0000
- DAT = PLL Configuration Data

The "DAT" portion must comprise 24 bytes, corresponding to the intended contents of the clocking configuration registers listed below. The CCM CLK CTRL1 register is transmitted first.

- CCM_CLK_CTRL1 (4 bytes, see Table 19)
- CCM_CLK_CTRL2 (4 bytes, see Table 20)
- CCM_CLK_CTRL3 (4 bytes, see Table 21)
- CCM_PLL_LOCK_CTRL (4 bytes, see Table 22)
- UART_BAUD_LSW (1 byte, see Table 118)
- UART BAUD MSW (1 byte, see Table 119)
- Padding (2 bytes)
- SPI_SCLKDIV (4 bytes, see Table 123)

On receipt of a valid PLL Configuration packet, the control registers noted above will be updated with the received data, and the new clocking configuration will become effective.

Note that the SPI_SCLKDIV register on the WM0011 is only updated if the selected boot method is SPI Master. In all other cases, the SPI_SCLKDIV portion of the PLL download is ignored and discarded. Note that the SPI Master boot method is only possible via the Custom fuse data settings.

Boot status and error codes are reported via the UART interface, and via the SPI interface during the PLL Configuration download - see "Boot Status and Error Reporting".



BOOT STATUS AND ERROR REPORTING

During boot-up, the WM0011 generates status and error codes for external monitoring of the start-up process. These status codes are reported via the UART interface, and also via the SPI interface (in SPI Slave mode only).

The SPI output comprises a 32-bit code for each status code. The status reporting on the SPI interface is only supported in SPI Slave mode. A maximum of one status/error code can be reported per Code Packet received. The applicable code will be transmitted for the duration of the next Code Packet that follows after the Code Packet to which the status/error code relates. Accordingly, it should be noted that some codes may be applicable but are not transmitted on the SPI interface.

The UART output is in the form of a single ASCII character code for each condition. The applicable code(s) are reported immediately after receipt of the Code Packet to which they relate.

The SPI interface can report all of the defined status/error codes; the UART interface only supports a reduced set of codes, as noted in Table 11.

The UART data output format is: 8 data bits, stop bit, no parity. If the Custom fuses are not programmed, then the assumed clock rate (24.5MHz) gives 115,200bps data output. Other clock frequencies and data bit rates are possible using the Custom fuse or PLL Configuration options.

The boot status and error report codes are defined in Table 11.

MESSAGE NAME	UART (ASCII)	SPI SLAVE	DESCRIPTION
ROM_DBG_CODE_START		0x0FED0000	The C startup code has finished and ROM application starting
ROM_DBG_FUSE_CLR		0x0FED0001	The contents of the fuse array are entirely blank
ROM_DBG_CUST_FUSE_CLR		0x0FED0002	The custom portion of the fuse array is blank
ROM_DBG_COMM_ENABLED	А	0x0FED0003	Communication port enabled and ROM ready for image download
ROM_DBG_FUSE_DL_SUCCESS	В	0x0FED0004	Fuse Data received successfully.
ROM_DBG_FUSE_PROGRAMMED	С	0x0FED0005	Fuses are programmed, rebooting immediately.
ROM_DBG_GOOD_PKT	D	0x0FED0006	A valid data packet received
ROM_DBG_CODE_HDR_VALID	E	0x0FED0007	Valid Code Header Packet received
ROM_DBG_CODE_PKT_VALID	F	0x0FED0008	Valid Code Data packet received
ROM_DBG_CODE_DL_COMPLETE	G	0x0FED0009	An entire code image has been downloaded
ROM_DBG_CODE_SECURE_MATCH	Н	0x0FED000A	The decrypted image header matches the SHA result
ROM_DBG_CODE_UNSECURE_MATCH	I	0x0FED000B	The raw image header matches the SHA result, with JTAG enabled
ROM_DBG_APP_START	J	0x0FED000C	This is the final message sent by the ROM prior to starting the User Application.
ROM_DBG_WAITING_PLL_LOCK	К	0x0FED000D	This is sent as soon as the PLL is enabled while waiting for LOCK to be asserted
ROM_DBG_PLL_PACKET_SUCCESS	L	0x0FED000E	The PLL packet was received and clocks have been successfully changed
ROM_DBG_FUSE_INVALID	а	0x0FED0023	A CRC mismatch in the custom fuses detected
ROM_DBG_FUSE_DL_FAIL_BAD_LEN	b	0x0FED0024	The Custom Fuse image length is incorrect.
ROM_DBG_IMG_TOO_LONG	С	0x0FED0025	Final Data Packet exceeds total length specified in Header Packet
ROM_DBG_PKT_OVERFLOW	d	0x0FED0026	Data packet received prior to previous packet finished processing possible overflow
ROM_DBG_CODE_UNSECURE_MISMATCH	е	0x0FED0027	The raw image header does NOT match the SHA result w/ JTAG enabled



MESSAGE NAME	UART (ASCII)	SPI SLAVE	DESCRIPTION
ROM_DBG_CODE_SECURE_MISMATCH	f	0x0FED0028	The decrypted image header does NOT match the SHA result
ROM_DBG_CODE_ILLEGAL_DOWNLOAD	g	0x0FED0029	The USER has attempted a Code Download when fuses are blank and JTAG is disabled
ROM_DBG_CODE_DL_FAIL	h	0x0FED002A	The code download has failed and will restart
ROM_DBG_BAD_SPI_FUSE_PKT	i	0x0FED002B	Invalid packet received when JTAG fuse is blank
ROM_DBG_BAD_SPI_PKT	j	0x0FED002C	SPI XFR length does NOT match packet length
N/A	k	0x0FED002D	Not Currently Used
N/A	1	0x0FED002E	Not Currently Used
N/A	m	0x0FED002F	Not Currently Used
N/A	n	0x0FED0030	Not Currently Used
N/A	0	0x0FED0031	Not Currently Used
ROM_DBG_SPI_ERR_RDOFL	р	0x0FED0032	SPI Read Overflow error reported by IP Packet is discarded
ROM_DBG_SPI_ERR_UCLK	q	0x0FED0033	SPI Underclock error is reported by IP, Packet is discarded
ROM_DBG_BAD_HDR_PKT	r	0x0FED0034	Header Packet does not contain correct # of bytes.
ROM_DBG_INVALID_PKT_TYPE	s	0x0FED0035	An unsupported packet type is received.
ROM_DBG_DATA_BEFORE_HDR	t	0x0FED0036	A Data packet is received without first receiving the Header packet
ROM_DBG_FUSE_DL_FAIL_FUSES_PROG D	u	0x0FED0037	A Custom Fuse image is received when fuses are already programmed.
ROM_DBG_FUSE_DL_FAIL_BAD_CRC	٧	0x0FED0038	Computed CRC in downloaded Fuse Packet is incorrect.
ROM_DBG_INVALID_PLL_PKT	w	0x0FED0039	PLL packet with incorrect data length received.
ROM_DBG_CLEARING_PLL_OVERRIDE	х	0x0FED003A	PLL Unlock caused warm reset clearing error before switching to PLL clock source
ROM_DBG_DATA_PACKET_ALIGN_ERR	у	0x0FED003B	Code Download packet has a length or address that is not double word aligned

Table 11 Boot Status and Error Reporting

BOOT SEQUENCE FLOW DIAGRAMS

Figure 12, Figure 13 and Figure 14 illustrate the top level boot flow (Figure 12), boot packet processing (Figure 13), and application validation (Figure 14).






Figure 12 Top Level Boot Flow






Figure 13 Boot Packet Processing




Figure 14 Application Validation

INTERRUPTS

There are a number of different Interrupt levels on the WM0011. The overall Interrupt scheme is illustrated in Figure 15.

GPIO pins that are configured as inputs are handled by a dedicated GPIO circuit. This provides readback of the GPIO status, and configurable edge/level detection, giving rise to a single GPIO_INT interrupt. See "General Purpose Input/Output (GPIO) Module" for further details.

Most of the peripheral modules generate one interrupt each, feeding into the WM0011 Interrupt module. The GPIO_INT signal described above is one such input. The STANDBY pin also provides input directly to the Interrupt module. See "Interrupt Controller (IRQC) Module" for further details.

The HiFi2 EP^{TM} DSP core has its own Interrupt functionality also. The inputs to the HiFi2 EP^{TM} DSP core comprise the IRQ_N and FIRQ_N outputs from the WM0011 Interrupt module, combined with direct inputs from most of the peripheral modules. Two GPIO inputs may be selected (via multiplexers) as HiFi2 EP^{TM} interrupts. The STANDBY pin and a number of HiFi2 EP^{TM} internal signals make up the remaining inputs.

The IRQ pin output is controlled by the WM0011 Interrupt module.




Figure 15 External and Internal Interrupts to HiFi EP™



The HiFi EP™ DSP core interrupts are described in Table 12.

All of these interrupts are Active High at the input to the HiFi $\mathsf{EP^{TM}}$ DSP core.

HIFI EP™ DSP INTERRUPT (TYPE/PRIORITY)	DESCRIPTION	SOURCE
Int0 (Level/1)	SPI interrupt	SPI controller
Int1 (Level/1)	UART interrupt	UART controller
Int2 (Level/2)	Reserved	
Int3 (Level/1)	WDT interrupt	Watchdog Timer
Int4 (Level/1)	I2C interrupt	I2C controller
Int5 (Level/1)	PKA interrupt	PKA controller
Int6 (TMR/1)	HiFi EP™ Timer0	Internal to HiFi EP™ core
Int7 (Software/1)	HiFi EP™ Software	Internal to HiFi EP™ core
Int8 (Level/2)	Reserved	
Int9 (Level/3)	STANDBY input pin	STANDBY input pin
Int10 (Timer/3)	HiFi EP™ Timer1	Internal to HiFi EP™ core
Int11 (Software/3)	HiFi EP™ Software	Internal to HiFi EP™ core
Int12 (Level/4)	FIRQ_N interrupt	IRQC module
Int13 (TMR/5)	HiFi EP™ Timer2	Internal to HiFi EP™ core
Int14 (NMI/7)	Non-Maskable Interrupt	
Int15 (Level/1)	IRQ_N interrupt	IRQC module
Int16 (Level/1)	AIF 1 interrupt	AIF controller #1
Int17 (Level/1)	AIF 2 interrupt	AIF controller #2
Int18 (Level/1)	AIF 3 interrupt	AIF controller #3
Int19 (Level/1)	DMA interrupt	DMA controller
Int20 (Level/1)	Reserved	
Int21 (Level/1)	TMR 1 interrupt	TIMER 1 module
Int22 (Level/1)	TMR 2 interrupt	TIMER 2 module
Int23 (Level/1)	TMR 3 interrupt	TIMER 3 module
Int24 (Level/1)	Reserved	
Int25 (Level/1)	Reserved	
Int26 (Level/1)	Software interrupt 15	IRQC module
Int27 (Level/1)	Software interrupt 14	IRQC module
Int28 (Level/1)	GINT1	GPIO pin
		(selected using GINT1_SEL - CCM_CONTROL register)
Int29 (Level/1)	GINT2	GPIO pin
		(selected using GINT2_SEL - CCM_CONTROL register)
Int30 (Level/1)	Reserved	
Int31 (WriteErr)	AHB bus error	Internal to HiFi EP™ core

Table 12 DSP Core Interrupts



MEMORY MAP

	0xFFFF FFFF	
250880 kB	_	[reserved]
	0xF0B0_0000	
1024 kB	0xF0AF_FFFF	RNG
1021110	0xF0A0_0000	1440
1024 kB	0xF09F_FFFF	AIF CONTROLLER #3
1024 KB	0xF090_0000	AIF CONTROLLER #3
	0xF08F_FFFF	ALE CONTROLLER #0
1024 kB	0xF080_0000	AIF CONTROLLER #2
	0xF07F_FFFF	
1024 kB	0xF070_0000	AIF CONTROLLER #1
	0xF06F FFFF	
1024 kB	0xF060 0000	PKA CONTROLLER
	0xF05F FFFF	DMA CONTROLLER:
1024 kB	0xF050 0000	SHA SPACE
	0xF04F FFFF	
1024 kB	0xF04F_FFFF	DMA CONTROLLER
		
1024 kB	0xF03F_FFFF	SPI CONTROLLER
	0xF030_0000	
2048 kB	0xF02F_FFFF	[reserved]
	0xF010_0000	[recerved]
	0xF00F_FFFF	
1024 kB	0xF000_0000	APB BRIDGE SPACE
	0xEFFF FFFF	
2358912 kB	_	[reserved]
	0x6006 0000	
	0x6005 FFFF	
384 kB	0x6000 0000	System RAM
	0x5FFF FFFF	
262112 kB	0.0111_1111	[reserved]
202112 KD	0x5000 8000	[ieserveu]
		
32 kB	0x5000_7FFF 0x5000_0000	System ROM
	0x4FFF FFFF	
262016 kB	_	[reserved]
	0x4002 0000	
	0x4001_FFFF	HiFi EP™ IRAM1
64 kB	0x4001_1111 0x4001 0000	(this space maps to HiFi EP™
	0x4001_0000 0x4000 FFFF	AHB Slave as inbound DMA) HiFi EP™ IRAM0
64 kB	-	(this space maps to HiFi EP™
	0x4000_0000	AHB Slave as inbound DMA) HiFi EP TM DRAMO
64 kB	0x3FFF_FFFF	(this space maps to HiFi EP™
	0x3FFF_0000	AHB Slave as inbound DMA)
64 kB	0x3FFE_FFFF	HiFi EP™ DRAM1 (this space maps to HiFi EP™
	0x3FFE_0000	AHB Slave as inbound DMA)
	0x3FFD_FFFF	
1048448 kB		[reserved]
	0x0000_0000	

	0xF00F_FFFF	
[reserved]		448 kB
	0xF009_0000	
UART	0xF008_FFFF	64 kB
O/II(I	0xF008_0000	04 KB
WDT	0xF007_FFFF	64 kB
VVD1	0xF007_0000	04 KB
TRAX access	0xF006_FFFF	64 kB
11000 access	0xF006_0000	
IRQC	0xF005_FFFF	64 kB
IIIQO	0xF005_0000	
GPIO	0xF004_FFFF	64 kB
GI 10	0xF004_0000	
FUSE	0xF003_FFFF	64 kB
TOOL	0xF003_0000	
I2C	0xF002_FFFF	64 kB
120	0xF002_0000	
TMR	0xF001_FFFF	64 kB
TIVIIX	0xF001_0000	
ССМ	0xF000_FFFF	64 kB
OOW	0xF000_0000	O4 ND

	Window Reg Ovfl Vector	0x6000_0000
	Level 2 Interrupt	0x6000 0180
	Level 3 Interrupt	0x6000 01C0
	Level 4 Interrupt	0x6000 0200
	Level 5 Interrupt	0x6000 0240
<	Level 6 Interrupt	0x6000 0280
	Level 7 (NMI)	0x6000 02C0
	Kernel Exception	0x6000 0300
	User Exception	0x6000 0340
	Double Exception	0x6000 03C0
	_	

Primary Reset Vector 0x5000	_0000
-----------------------------	-------

Alternate Reset Vector 0x4000_0400



WM0011

CLOCKING

The WM0011 requires a clock reference for its internal functions, and to provide clocking for external interfaces when Master mode is selected on the respective module(s).

The external clock reference is connected via the XTI pin; this may be either a digital logic input, or may be provided using an external crystal. A two-stage PLL is provided, allowing a high frequency internal clock to be generated from the XTI clock input reference.

The clocking architecture is illustrated in Figure 16. The CLKIN reference (direct from the XTI pin) can provide clocking to all modules directly, and is also used as the input clock to the PLL. An alternate clock (ALTCLK) can also be configured using a GPIO pin as input.

The clock source for most of the WM0011 functions is selected using the CLK_SEL multiplexer; this provides a glitch-free switchover between the CLKIN, PLLOUT or ALTCLK signals. Note that, if a Warm Reset is triggered due to the PLL 'out-of-lock' condition, then the CLK_SEL multiplexer forces the selection of CLKIN as the system clock source. This override must be cleared before any other clock source can be selected.

The clock reference selected by CLK_SEL is processed by configurable dividers to generate the following system clocks:

- DSPCLK clock reference for the HiFi2 EP[™] DSP core
- · AHBCLK clock reference for selected peripherals
- APBCLK clock reference for selected peripherals

The main clocking options are summarised as follows:

- Under initial start-up conditions, CLKIN is selected as the clock source.
- High-speed clocking is possible when the PLL is configured, and PLLOUT is selected as the clock source.
- The alternative clock source, ALTCLK provides the option of a low-speed clocking configuration; this could be used for a low-power operating mode, or if CLKIN was unsuitable or unavailable.






Figure 16 Clocking Architecture

CRYSTAL OSCILLATOR

The external clock reference connected to the XTI pin may be either a digital logic input, or may be provided using an external crystal. The typical connection details for an external crystal are illustrated in Figure 17.




Figure 17 Crystal Oscillator External Components

Selection of the correct external components for the crystal oscillator is important. Recommended guidelines are provided below. Users should also refer to the crystal component datasheet for applicable guidelines.

The feedback resistor (Rf) biases the internal inverter in the high gain region. A typical resistance of $1M\Omega$ is recommended.

The damping resistor (Rd) increases stability, and reduces power consumption, suppressing the high frequency gain. Note that, if this resistance is too large, the loop could fail to oscillate. Some circuits may omit the Rd resistor altogether.

The load capacitors C1 and C2 should be selected according to the recommended load capacitance, C_L of the crystal, which is given by the following equation:

Load Capacitance
$$C_L = \frac{C1 \times C2}{C1 + C2} + C_{STRAY}$$

Assuming C1 = C2 and C_{STRAY} = 2.75pF (typical pad i/o capacitance), then:

$$C1 = C2 = 2 \times (C_L - 2.75pF).$$

For example, if the crystal has a recommended load capacitance C_L = 9pF, then C1 = C2 = 12.5pF.

Table 13 shows the recommended load capacitance and maximum ESR values for a range of suitable WM0011 clocking frequencies.

FREQUENCY	CAPACITANCE (C _L)	MAXIMUM ESR
2MHz to 6MHz	20pF	1000Ω
6MHz to 10MHz	16pF	160Ω
10MHz to 20 MHz	12pF	90Ω
20MHz to 30MHz	8pF	40Ω

Table 13 Crystal Selection Guide



PHASE LOCKED LOOP (PLL)

The WM0011 incorporates a 2-stage Phase Locked Loop (PLL), which can generate the internal high-speed clock reference for the DSP core and other peripheral modules.

The PLL input reference is derived from CLKIN, which may be either a digital logic input, or crystalgenerated, as described earlier.

Each PLL can be configured independently. The PLL is reset using the PLLn_RST bits; the PLL is bypassed using the PLLn_BYPASS bits, where 'n' is 1 or 2 for the respective PLL. Note that, if only a single-stage PLL is required, then PLL1 should be bypassed, and PLL2 used.

The PLL loop filter is configured using the PLLn_FRANGE_MSK register; this should be set according to the reference frequency, F_{REF}, of the respective PLL. (Note that the reference frequency is the input frequency, after division by the PLLn_INDIV register setting.)

The frequency conversion ratio of the PLL is configured using PLLn_FRATIO. A divider is provided in the input path and output path of each PLL; these are adjusted using the PLLn_INDIV and PLLn OUTDIV registers.

The PLL configuration registers are illustrated in Figure 18. The frequency limits for F_{REF} and F_{VCO} are also noted. The two PLLs are cascaded in series; the same frequency limits apply in each case.

The PLLs should be disabled whenever changes are made to the PLL configuration registers. Note that a valid system clock must be maintained when disabling the PLLs; the system clock multiplexer (CLK SEL) must select a valid clock source (CLKIN or ALTCLK) before disabling the PLLs.




Figure 18 PLL Configuration

The PLL Lock status can be read from the PLL_RAW_LOCK register bit in the CCM_STATUS register (see Table 17). It is recommended that the PLL output is not selected as the clock source until PLL RAW LOCK indicates that PLL Lock has been achieved.

A configurable PLL 'out-of-lock' detection circuit is also provided; this is enabled and configured using the PLL_LOCKDET_ENA and PLL_LOCKDET_MODE registers, as described in Table 22. It is recommended that this function is not enabled until PLL_RAW_LOCK indicates that PLL Lock has been achieved.

The PLL lock detection is derived by checking the ratio of the PLL2 output frequency with respect to the PLL1 input frequency; a count is maintained of instances when the ratio is outside the limits set by PLL_LOCKDET_MIN and PLL_LOCKDET_MAX.

When setting the PLL_LOCKDET_MIN and PLL_LOCKDET_MAX thresholds, it should be noted that the input and output clock counters are not synchronised; an error margin should be incorporated into the thresholds to avoid incorrect triggering of the out-of-lock detection.

If the count of the number of frequency ratio exceptions exceeds the thresholds set by PLL_UNDERFLOW_LIMIT or PLL_OVERFLOW_LIMIT, then the PLL 'out-of-lock' condition is asserted.

The PLL 'out-of-lock' condition is indicated via the PLL_FLAG and PLL_UNLOCK register bits in the CCM_STATUS register (see Table 17).

The PLL 'out-of-lock' condition can trigger a Warm Reset, as described in the "Power-on and Reset Control" section. This is selectable using the PLL MSK bit.



If a Warm Reset is triggered, due to the PLL 'out-of-lock' condition, then the CLK_SEL multiplexer is overridden to force the selection of CLKIN as the system clock source. This override condition is indicated via the PLL_OVERRIDE_FLAG in the CCM_STATUS register. The PLL_OVERRIDE_FLAG must be cleared before any other clock source can be selected.

The 2-stage PLL configuration is illustrated in Figure 19. Example PLL settings for typical use cases are described in Table 14.




Figure 19 2-stage Cascade PLL Architecture

	PI	L1 CONF	IGURATION	J		PL	L2 CONF	IGURATION	I	
PLL1 INPUT (MHz)	PLL1_ FRANGE _MSK	PLL1_ INDIV	PLL1_ FRATIO	PLL1_ OUTDIV	PLL1 OUTPUT (MHz)	PLL2_ FRANGE _MSK	PLL2_ INDIV	PLL2_ FRATIO	PLL2_ OUTDIV	PLL2 OUTPUT (MHz)
6.144		(PLL1 b	ypass)		6.144	1h	00h	53h	01h	258.048
12.288		(PLL1 b	ypass)		12.288	2h	00h	29h	01h	258.048
24.576		(PLL1 b	ypass)		24.576	2h	01h	29h	01h	258.048
5.6448		(PLL1 b	ypass)		5.6448	1h	00h	5Bh	01h	259.6608
11.2896		(PLL1 b	ypass)		11.2896	2h	00h	2Dh	01h	259.6608
22.5792		(PLL1 b	ypass)		22.5792	2h	01h	2Dh	01h	259.6608
26		(PLL1 b	ypass)		26	3h	00h	13h	01h	260
19.2		(PLL1 b	ypass)	•	19.2	1h	01h	35h	01h	259.2
26	3h	03h	41h	01h	214.5	01h	259.6579			

Note that the values shown for PLLn_FRANGE_MSK, PLLn_INDIV, PLLn_FRATIO and PLLn_OUTDIV are the register values. See Table 20 and Table 21 for the coding of these registers.

Table 14 Example PLL Configurations

CORE DEVICE PERIPHERALS

The following sections describe each of the peripheral modules in turn. Each section comprises a descriptive overview, and the detailed definition of the associated control registers.

Note that the following definitions apply for the "S/W Access" data relating to the control register fields:

- RO: Read-Only register bit. Writes to these bits have no effect.
- WO: Write-Only register bit. The read value has no meaning.
- RW: Read/Write register bit.
- R/W1C: Read / Write 1 to Clear bit. Supports Read and Write operations. Writing a '1' clears the
 bit; Writing a '0' has no effect.
- R/WC: Read / Write to Clear bit. Supports Read and Write operations. Writing any value clears
 the bit.
- RC: Read to Clear bit. The bit is cleared (set to 0) when it is Read.

CCM - CHIP CONFIGURATION MODULE

BASE ADDRESS 0xF000_0000

CCM FEATURES

This Chip Configuration Module section covers the internal chip configuration, core peripherals, and low power modes of operation.

This 32-bit APB slave contains user-programmable control registers to gate various peripheral clocks, force various peripheral resets, control power management, and control other miscellaneous functions.

The CCM implements the following functions:

- Clocking control/enable registers, and clock generation
- Reset control/enable registers, and Reset generation
- Main control and status registers
- GPIO / STANDBY de-bounce
- I/O buffer control registers (programmable drive strength, pull enables, etc.)
- · Scratchpad registers
- Sleep/Wake-up control registers and Wake-up state machine (FSM)






Figure 20 Chip Configuration Module (CCM) Block Diagram

CLOCKING CONTROL

The CCM registers allow full configuration of the WM0011 clocking options, including clock dividers, clock multiplexers and the 2-stage Phase Locked Loop (PLL). Individual clock enable registers are provided for each peripheral module.

RESET CONTROL

The CCM registers allow flexible control of the Warm Reset functions. The Warm Reset conditions are individually maskable, and status readback is also provided. Software Reset control registers allow each peripheral to be reset individually.



INTERFACE PORT SELECTION

The I2C and UART interfaces are supported via multiplexed input/output pins. The SPI and AIF3 interfaces are similarly multiplexed. These ports are configured using the PORTn_SEL fields in the CCM_CONTROL register.

Each of the GPIO pins is multiplexed with one or more serial interface pin function. These pins are configured using the control bits in the CCM_GPIO_SEL register.

GPIO / STANDBY DE-BOUNCE

A maximum of two GPIO pins can be selected as interrupts directly to the HiFi2 EP[™] DSP core. The applicable GPIOs are selected using the GINTn_SEL register fields.

The STANDBY pin is an input to the Interrupt Controller module, and also to the HiFi2 EP™ DSP core.

De-bouncing of these inputs to the DSP core can be configured using the control fields in the CCM_DB_STBY, CCM_DB_GINT1 and CCM_DB_GINT2 registers.

I/O BUFFER CONTROL

The CCM provides full control of the input/output enables, drive strength and pull-up/pull-down configuration of the I/O buffer pins. Note that the Pull-Up / Pull-Down capabilities of the I/O pins are noted in the "Pin Description" section.

SLEEP / WAKE-UP CONTROL

The WM0011 supports a 'Sleep' mode, suitable for low-power standby and similar requirements.

Note that the application software must ensure that the WM0011 (and associated functions) are configured as required before selecting the Sleep mode.

Sleep mode is commanded by writing '1' to the SLP_ENA bit in the CCM_WKUP_CTRL register.

Note that the SLP_ENA bit does not have any effect on the HiFi2 EP[™] DSP core operation; the DSP core sleep state is selected when the core executes a "WAITI" command. The WAIT_HIFI_SLP_ENA bit selects whether to wait for the WAITI to complete before proceeding with the Sleep sequence.

The DSPCLK_SLP_DSBL bit selects whether to disable the DSPCLK in Sleep mode.

The AHBCLK SLP DSBL bit selects whether to disable the AHBCLK in Sleep mode.

Note that, if DSPCLK or AHBCLK is disabled in Sleep mode, then the WAIT_HIFI_SLP_ENA bit must be set to '1'. This ensures that the DSP core functions are suspended before the clocking is disabled.

Note that, if DSPCLK is disabled in Sleep mode, then the AHBCLK must also be disabled in Sleep.

The AIF_BYP_SEL field controls whether one of the AIF Bypass Modes is selected in Sleep mode. Details of the AIF Bypass modes are provided later in this section.

On completion of the steps described above, the WM0011 will be in Sleep mode.

The trigger for Wake-Up is the FIRQ_N output from the Interrupt Controller (IRQC) module. The STANDBY pin, GPIO pins, and Interrupt signals from the peripheral modules are all inputs to the IRQC module, and may be configured to trigger the WM0011 Wake-Up sequence.

Note that, if DSPCLK or AHBCLK is disabled in Sleep mode, then the STANDBY pin is the only signal that can trigger the Wake-Up sequence.

The AIF_BYP_AUTO_EXIT bit selects whether to exit the AIF Bypass mode (if applicable) as part of the Wake-Up sequence.

The AHBCLK and DSPCLK clocks are re-enabled as part of the Wake-Up sequence.

The WKUP_RST_ENA bit selects whether a Warm Reset is triggered as part of the Wake-Up.

On completion of the steps described above, the WM0011 will be in its normal operating state.



The Sleep and Wake-Up sequences are illustrated in Figure 21.





Figure 21 CCM Wake-up


AIF BYPASS MODE

When the WM0011 is in the Sleep mode, the AIF inputs/outputs can be configured in a Bypass mode, allowing AIF data to be looped through the device, with the AIF modules disabled.

The AIF Bypass modes are illustrated in Figure 22.










Figure 22 AIF Bypass Modes (Sleep Mode only)

Although the AIF Bypass Modes are intended for use when the WM0011 (including the HiFi2 EPTM DSP core) are in Sleep mode, it is also possible to select AIF Bypass with the DSP core still enabled. This can be achieved using the Sleep and Wake-Up sequences, as described below.



Writing '1' to SLP_ENA will command the WM0011 Sleep mode, as described above. If the DSP "WAITI" command is not executed, and WAIT_HIFI_SLP_ENA, DSPCLK_SLP_DSBL, and AHBCLK_SLP_DSBL are all set to '0', then AIF Bypass can be achieved without interrupting the HiFi2 EP^{TM} DSP core operation. (The desired AIF Bypass mode is selected using the AIF_BYP_SEL field.)

If the Wake-Up sequence is triggered, and AIF_BYP_AUTO_EXIT=0, then the WM0011 will return to normal operation, with the AIF Bypass mode unchanged. Writing '1' to the AIF_BYP_FORCE_EXIT bit will de-select AIF Bypass mode.

CCM REGISTER MAP

The register map of the CCM module is illustrated in Table 15.

ADDRESS	REGISTER	DESCRIPTION	RESET VALUE
Base + 0x00	CCM_CONTROL	General Control	0x001E_1E00
Base + 0x04	CCM_STATUS	General Status	0x8000_0000
Base + 0x0C	CCM_GPIO_SEL	Port Select	0x0000_0000
Base + 0x10	CCM_CLK_CTRL1	Clock Control 1	0x0000_0011
Base + 0x14	CCM_CLK_CTRL2	Clock Control 2	0x03DE_0000
Base + 0x18	CCM_CLK_CTRL3	Clock Control 3	0x0000_0000
Base + 0x1C	CCM_PLL_LOCK_CTRL	PLL Lock Detect Control	0x3312_0E00
Base + 0x24	CCM_CLK_ENA	Clock Enable	0x02BA_187F
Base + 0x28	CCM_SOFTRST	Software Reset	0x00BA_087F
Base + 0x30	CCM_WKUP_CTRL	Chip Wakeup Control	0x0001_0000
Base + 0x44	CCM_DB_STBY	Standby De-bounce Control	0x0000_0000
Base + 0x48	CCM_DB_GINT1	GINT1 De-bounce Control	0x0000_0000
Base + 0x4C	CCM_DB_GINT2	GINT2 De-bounce Control	0x0000_0000
Base + 0x50	CCM_SCRATCH1	Scratchpad 1	0x0000_0000
Base + 0x54	CCM_SCRATCH2	Scratchpad 2	0x0000_0000
Base + 0x58	CCM_SCRATCH3	Scratchpad 3	0x0000_0000
Base + 0x5C	CCM_SCRATCH4	Scratchpad 4	0x0000_0000
Base + 0x60	CCM_IOCTRL1	I/O Control 1	0x7777_0000
Base + 0x64	CCM_IOCTRL2	I/O Control 2	0xFF7F_FF7F
Base + 0x68	CCM_IOCTRL3	I/O Control 3	0x7777_7777
Base + 0x6C	CCM_IOCTRL4	I/O Control 4	0x7777_7700
Base + 0x70	CCM_IOCTRL5	I/O Control 5	0x7D77_7777
Base + 0x74	CCM_IOCTRL6	I/O Control 6	0x7777_7770
Base + 0x78	CCM_IOCTRL7	I/O Control 7	0x0707_0707
Base + 0x7C	CCM_IOCTRL8	I/O Control 8	0x0F07_0700
Base + 0x84	CCM_IOCTRL10	I/O Control 10	0x0707_0707
Base + 0x88	CCM_IOCTRL11	I/O Control 11	0x0F07_0700

Table 15 CCM Register Definition



CCM_CONTROL - GENERAL CONTROL REGISTER

The CCM_CONTROL register contains control fields relating to Warm Reset, Timer (TMR) control sources, Interface port selections and GINTn Interrupts.

See "Power-on and Reset Control" for more details of the Warm Reset function.

For custom-programmed devices, the start-up (default) contents of this register are configured in the fuse memory, and can be set according to the application requirements.

										J .								_			. ap					-													
												GE	NEF		_	_			TR(L R			TE	ER																
Addre	ss = (0xF	000	_00	00																							D	efa	ult	V	alue	-	0x	00	1E_	1E	00	
31 30	29	28	27	26	25	24	1 2	3	22	21	2	0 1	9 1	3	17	10	6 1	15	14	1	13	12	1	1 1	10	9	8	7	6	3	5	4		3	2	2	1	0	
BITS				IEL				T		S/W			ESE										<u> </u>				ELI												
			N	AMI	_			+	AC	CES	SS	V	ALU	=	0 -	1.	-4-	1 -	- 41-				4					TIO				D	- 4						
31			PLI	L_M	SK				F	RW			0x0		0 =	= F	PLL	·οι	ut-o	f-le	ock	' tr	igge	ers	a V	Vai	m F	ers a Rese Wa	t				et						
30		(ОС	D_M	ISK				F	RW			0x0		0 =	= 7	ΓΟΟ	CDF	RS1	Γt	rigg	ger	s a	Wa	arm	Re	ese	Wai t m R			se	et							
29		١	WD	T_M	ISK				F	RW			0x0		0 =	= V	Nat	cho	dog	Ti	ime	ou	t tri	gge	ers a	a V	Vari	iggei m Re er a \	eset	t				set					
28			Re	serv	ed								0x0																										
27:26		TM	R3_	_EX ⁻	Γ_S	EL			F	RW			0x0		00 01 10	= = =	CL AL TN	KIN TC 1RC	N LK CLK	,	sele	ect	for	Tin	ner	Mo	odu	le (T	MR	3)									
25:24		TMR2_EXT_SEL RW											0x0	11 = Reserved External trigger select for Timer Module (TMR2) 00 = CLKIN 01 = ALTCLK 10 = TMRCLK 11 = Reserved																									
23:22		TM	R1_	_EX ⁻	Γ_S	EL			F	RW			0x0		00 01 10	= = =	CL AL TN	KIN TC 1RC	٧		sele	ect	for	Tin	ner	М	odu	le (T	MR	1)									
21			Re	serv	ed								0x0																										
20:16										C	x1E	Selects the GPIO pin used as the GINT2 interrupt to the DSP core. 00h to 1Dh = Register coding follows the bit assignments of the CCM_GPIO_SEL register (see Table 18). 1Eh = Constant '0' 1Fh = Constant '1'																											
15:13			Re	serv	ed								0x0																										
12:8		C	SIN	T1_\$	SEL	-			F	₹W		C	x1E		00 CC 1E	h i CN Eh	to 1 1_G = C	Dh Plo Con	n = F O_S star	Re SE nt	gist L re	ter	CO	ding	g fo	llo	ws t				•				SP core. of the				
7:6		Ρ	OR	RT2_	SEL	_			F	₹W			0x0	1Fh = Constant '1' Port 2 function select 00 = UART 01 = Reserved 10 = I2C Slave 11 = I2C Master																									



												GEN		CM	_					ST	ER															
Ad	ldre	ss =	0xF	000	_00	00																					De	fau	lt ۱	valu	ıe	= 0	(00	1E_	1E	00
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	1	6 1	15	14	13	1	2 1	1	10	9	8	8	7	6		5	4	3	2	1	I	0
BI	TS			F	IELI	D			5	S/W		RES	SET											F	IEL	D										
				N	IAM	E			AC	CES	S	VAL	LUE										DE	SC	RII	PTI	ON	l								
						Port 1 function select SEL RW 0x0 0 = SPI																														
5	5		F	POR	RT1_	SEL	-		F	RW		0>	0 :	= 5	SΡΙ																					
														1:	= /	NF3	3 (12	2S/T	DM	1)																
4	1			Re	serv	/ed						0>	(0																							
3	3		FU	SE_	_INI	T_S	TS		F	२०		0>	(0	Re	ese	erve	ed fo	or V	Volfs	sor	า นร	e c	nly													
								٥.	. ^	Re	ese	erve	ed fo	or V	Volfs	sor	า นร	e c	nly																	
2	<u> </u>			FUS	o⊏_l	INII			V	VO		0×	(U	Th	nis	bit	sho	uld	not	be	e ch	ang	ged	fro	m t	he	de	fault	t v	alue	Э					
1	1		FU	SE_	PGI	M_S	TS		F	30		0>	(0	Re	ese	erve	ed fo	or V	Volfs	os	n us	e c	nly													
	`		- 111	<u> </u>		4 -	N I A		-	2147		0.	۰,0	Re	ese	erve	ed fo	or V	Volfs	sor	า นร	e c	nly													
	J		FU	>E_	PGI	и_Е	NΑ		F	RW		0×	(U	Th	eserved for Wolfson use only nis bit should not be changed from the default value																					

Table 16 CCM_CONTROL Register

CCM_STATUS - GENERAL STATUS REGISTER

The CCM_STATUS register contains general status bits relating to Warm Reset and PLL 'out-of-lock' conditions. See "Power-on and Reset Control" for more details of the Warm Reset function.

				CCM_STATUS AL STATUS REGISTER											
Addres	ss = 0xF000_0004			Default value = 0x8000_0000											
31 30	29 28 27 26 25 24 23	22 21 20	19 18	17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0											
BITS	FIELD NAME	S/W ACCESS	RESET VALUE	FIELD DESCRIPTION											
31	PLL_FLAG	Reset. The bit is set regardless of whether the PLL_MSK bit selects a Warm Reset. The bit is latched once set; Write '1' to clear. 0 = No PLL Out-of-Lock detected 1 = PLL Out-of-Lock detected													
30	OCD_FLAG	R/W1C	1 = PLL Out-of-Lock detected TOCDRST input indicator. This bit is set when the TOCDRST is asserted. This bit is set regardless of whether the OCD, MSK bit selects a Warm Reset												
29	WDT_FLAG	R/W1C	0x0	Watchdog Timeout indicator. This bit is set when the Watchdog Timer (WDT) module asserts the timeout indication. This bit is set regardless of whether the WDT_MSK bit selects a Warm Reset. The bit is latched once set; Write '1' to clear. 0 = WDT Timeout has not been asserted 1 = WDT Timeout has been asserted											

									GEI			_	STA			TE	R													
Addres	ss = 0x	F000_00	04)efa	ault	t va	alue	= 0	х8	000	_00	000
31 30	29 28	27 26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	2 11	10	ć	8	7	,	6	5	4	3		2	1	0
BITS		FIELI NAM	_				/W CES		RES VAL									DE		FIEL		N								
28		OVERRI WKUP_F			G		V1C		0x		Th Th sel loc Th 0 = 1 = Wa Th Wa Th	is I ie (lec ie k ie k ie k ake iis I ake	Overribit indicated, for conditional condi	dicate SEL ollow tion. atches EL licate dicate atches atches atches set of the set of th	es w mul- ving ed o nas nas indi es w sition	whe litiple a \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \	en the exer Warm e set t bee en over tor. en a Vere set	will he Res Wright Wright Werrice Warm	te err Ide	over that '1' to idder en	ridd was cle n has	en, s ca ar.	and	d ti	he C by th	LKIN ne P	N ii	nput 'out	:-of	:-
													/ake- /ake-									u								
26:2		Reserv	/ed						0x	:0																				
1	F	PLL_UNL	-OCI	K	PLL 'out-of-lock' indicator This is the output of the configurable 'out-of-lock' detection circuit. The																									
0	PL	.L_RAW_	_LO(PLL Lock indicator This is the raw indication of the PLL Lock status. Note that the PLL output should not be selected as clock source until this bit indicates the PLL is locked. 0 = PLL is out-of-lock 1 = PLL is locked																										

Table 17 CCM_STATUS Register

CCM_GPIO_SEL - PORT SELECT REGISTER

The CCM_GPIO_SEL register contains configuration bits for selecting the function of the GPIO pins. Note that the PORTn_SEL fields in the CCM_CONTROL register also determine the pin functionality in some cases.

For custom-programmed devices, the start-up (default) contents of this register are configured in the fuse memory, and can be set according to the application requirements.

			CM_GPIO_SEL T SELECT REGISTER
Addre	ss = 0xF000_000C		Default value = 0x0000_0000
31 30	29 28 27 26 25 24 23	22 21 20 19 18	17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
BITS	FIELD NAME	S/W RESET VALUE	
31:29	Reserved	0x0	
28	GPIO28_CLKOUT	RW 0x0	Pin function select: 0 = CLKOUT 1 = GPIO28
27:24	Reserved	0x0	



				CM_GPIO_SEL SELECT REGISTER
Addres	ss = 0xF000_000C			Default value = 0x0000_0000
31 30	29 28 27 26 25 24 23	22 21 20	19 18	17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
BITS	FIELD	S/W	RESET	FIELD
Biio	NAME	ACCESS	VALUE	DESCRIPTION
				Pin function select:
	001000 1110777	D144		0 = UARTTX
23	GPIO23_UARTTX	RW	0x0	1 = GPIO23 (Note that PORT2_SEL must be set to 00.) When PORT2_SEL=10, function is SCLK1, regardless of this bit.
				When PORT2_SEL=10, function is SCLK1, regardless of this bit. When PORT2_SEL=11, function is SCLK2, regardless of this bit.
				Pin function select:
				0 = UARTRX
22	GPIO22_UARTRX	RW	0x0	1 = GPIO22 (Note that PORT2_SEL must be set to 00.)
				When PORT2_SEL=10, function is SDA1, regardless of this bit. When PORT2_SEL=11, function is SDA2, regardless of this bit.
21:20	Reserved		0x0	When the otto and ott
			0.110	Pin function select:
19	GPIO19_SPIMISO	RW	0x0	0 = SPIMISO
13	01 10 19_31 1101130	IXVV	0.00	1 = GPIO19 (Note that PORT1_SEL must be set to 0.)
				When PORT1_SEL=1, function is AIF3RXDAT, regardless of this bit.
				Pin function select: 0 = SPIMOSI
18	GPIO18_SPIMOSI	RW	0x0	1 = GPIO18 (Note that PORT1_SEL must be set to 0.)
				When PORT1_SEL=1, function is AIF3TXDAT, regardless of this bit.
				Pin function select:
17	GPIO17_SPISS	RW	0x0	0 = SPISS
				1 = GPIO17 (Note that PORT1_SEL must be set to 0.) When PORT1_SEL=1, function is AIF3LRCLK, regardless of this bit.
16:15	Reserved		0x0	Thorrest Local state of the sta
				Pin function select:
				0 = GPIO14 disabled
14	GPIO14_SEL	RW	0x0	1 = GPIO14 enabled
				Note that the I/O configuration settings in the CCM_IOCTRL10 register (eg. pull-up/down) are valid at all times, regardless of GPIO14_SEL.
				Pin function select:
				0 = GPIO13 disabled
13	GPIO13_SEL	RW	0x0	1 = GPIO13 enabled
				Note that the I/O configuration settings in the CCM_IOCTRL10 register (eg. pull-up/down) are valid at all times, regardless of GPIO13_SEL.
				Pin function select:
				0 = GPIO12 disabled
12	GPIO12_SEL	RW	0x0	1 = GPIO12 enabled
				Note that the I/O configuration settings in the CCM_IOCTRL10 register (eg. pull-up/down) are valid at all times, regardless of GPIO12_SEL.
				Pin function select:
				0 = GPIO11 disabled
11	GPIO11_SEL	RW	0x0	1 = GPIO11 enabled
				Note that the I/O configuration settings in the CCM_IOCTRL10 register (eg. pull-up/down) are valid at all times, regardless of GPIO11_SEL.
				Pin function select:
				0 = GPIO10 disabled
10	GPIO10_SEL	RW	0x0	1 = GPIO10 enabled
				Note that the I/O configuration settings in the CCM_IOCTRL11 register
	L			(eg. pull-up/down) are valid at all times, regardless of GPIO10_SEL.



											Р			_	SPIO ECT R	_			₹													
Addres	ss =	0xF	000	0_000	OC																			De	fau	lt	value	; ;	= 0x	000	0_0	000
31 30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	6 15	14	1;	3	12	11	10	9	8	7	6		5 4		3	2	1	0
BITS			-	I FIELD Name	-				I S/W CES	s	RES VAL									<u> </u>	DE		L ELD RIP	I ION	 							
9		(GPI	109_9	SEL			F	RW		0x	0	0 = 1 = No	= @ = @ ote	that t	disa ena ne I/	abl abl	led ed cor														er
8	GPIO9_SEL RW 0x0 1 = GPIO9 enabled Note that the I/O configuration settings in the CCM_IOCTRL8 regis (eg. pull-up/down) are valid at all times, regardless of GPIO9_SEL. Pin function select: 0 = GPIO8 disabled 1 = GPIO8 enabled Note that the I/O configuration settings in the CCM_IOCTRL7 regis (eg. pull-up/down) are valid at all times, regardless of GPIO8_SEL. Pin function select: 0 = GPIO7 disabled														giste	er																
7		(GPI	107_9	SEL			F	RW		0x	0	Pii 0 = 1 = No	n fi = 0 = 0	unctio	n se disa ena ne l/	elec abl	ct: led led cor	nfiç	gurat	ion s	sett	ings	in th	ie Ci	CI	M_IO	СТ	RL.		giste	er
6		(GPI	106_9	SEL			F	RW		0x	0	0 = 1 = No	= 0 = 0 ote	unctio GPIO6 GPIO6 that the	disa ena ne I/	abl abl	led ed cor	_	-			-				_				-	er
5		(GPI	IO5_9	SEL			F	RW		0x	0	0 = 1 = No	= 0 = 0 ote	unctio GPIO5 GPIO5 that the	disa ena ne I/	abl abl	led ed cor														er
4			GPI	104_9	SEL			F	RW.		0x	0	0 = 1 = No	= 0 = 0 ote	unctio SPIO4 SPIO4 that the	disa ena ne I/	abl abl	led ed cor														er
3:0			Re	eserv	ed						0x	0																				

Table 18 CCM_GPIO_SEL Register

CCM_CLK_CTRL1 - CLOCK CONTROL 1 REGISTER

The CCM_CLK_CTRL1 register contains clocking configuration registers. See "Clocking" for more details of the Clocking architecture.

For custom-programmed devices, the start-up (default) contents of this register are configured in the fuse memory, and can be set according to the application requirements.

				M_CLK_CTRL1 CONTROL 1 REGISTER										
Addres	ss = 0xF000_0010			Default value = 0x0000_0011										
31 30	29 28 27 26 25 24 23	22 21 20	19 18	17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0										
BITS	FIELD NAME	S/W ACCESS	RESET VALUE	FIELD DESCRIPTION										
		7.00200	371202	Clock source select for AIF3_MSTR_CLK										
				00 = CLKIN										
				01 = MCLK_AIF3										
31:30	CLK_SEL_AIF3	RW	0x0	10 = ALTCLK 11 = Reserved										
				The ALTCLK source is selected using ALTCLK REF SEL.										
				The MCLK_AIF3 clock is derived from PLLOUT, via a configurable										
				divider (MCLK_DIV) in the AIF3 module.										
	Clock source select for AIF2_MSTR_CLK 00 = CLKIN 01 = MCLK_AIF2 10 = AI TCLK													
	00 = CLKIN 01 = MCLK_AIF2													
29:28	CLK CEL AIE3	DW	0.40	_										
29.20	CLK_SEL_AIF2	KVV	UXU	11 = Reserved										
				The ALTCLK source is selected using ALTCLK_REF_SEL.										
		The MCLK_AIF2 clock is derived from PLLOUT, via a configurable divider (MCLK_DIV) in the AIF2 module.												
				Clock source select for AIF1_MSTR_CLK										
				00 = CLKIN										
				01 = MCLK_AIF1										
27:26	CLK_SEL_AIF1	RW	0x0	10 = ALTCLK 11 = Reserved										
				The ALTCLK source is selected using ALTCLK_REF_SEL.										
				The MCLK_AIF1 clock is derived from PLLOUT, via a configurable										
				divider (MCLK_DIV) in the AIF1 module.										
				Clock source select for UART_MSTR_CLK 00 = CLKIN										
				01 = PLLOUT										
25:24	UART_CLK_SEL	RW	0x0	10 = ALTCLK										
				11 = Reserved										
				The ALTCLK source is selected using ALTCLK_REF_SEL.										
23:22	Reserved		0x0	Only valid when UART_REF_SEL=0.										
LU.LL	110001100		0.00	Pre-scaler for UART_MSTR_CLK.										
				The UART_MSTR_CLK source is selected using UART_CLK_SEL.										
				The pre-scale division is controlled by this register.										
21:16	UART_CLK_PRESCALE	RW	0x00	00h = Divide by 1										
				01h = Divide by 2										
				3Fh = Divide by 64										
				Only valid when UART_REF_SEL=0.										
				Pre-scaler for DSPCLK.										
				The clock source is selected using CLK_SEL. The pre-scale division is controlled by this register.										
15:8	CLK_MAIN_PRESCALE	RW	0x00	00h = Divide by 1										
				01h = Divide by 2										
7	Donomind		0.40	FFh = Divide by 256										
7	Reserved		0x0											



												CLC				L K_ (₹												
Ad	dres	ss =	0xF	000)_00 [,]	10																		De	faul	t١	valu	е :	= 0x	000	0_0	011
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	5 4		3	2	1	0
Bľ	TS			-	IELE	_	1		_	/W CES	s	RES VAL									DE		ELD				II.					
6:	BITS FIELD S/W ACCESS VALUE DESCRIPTION APBCLK Clock Division. Sets the APBCLK frequency with respect to AHBCLK frequency. 000 = Divide by 1 001 = Divide by 2 011 = Divide by 8 100 = Divide by 16 101 = Divide by 32 11X = Reserved																															
3:	2			Re	serv	ed						0x	0																			
1:	0		CLK	 (_Al	HB_S	SCA	ALE		F	RW		0x	1	Se 00 01 10	ets = =	CLK C the Al Divide Divide Divide Rese	HBC by by by	LK 1 2			y wi	th re	espe	ct to	DS	PC	CLK	fre	que	ncy.		

Table 19 CCM_CLK_CTRL1 Register

CCM_CLK_CTRL2 - CLOCK CONTROL 2 REGISTER

The CCM_CLK_CTRL2 register contains clocking configuration registers, including some of the PLL controls. See "Clocking" for more details of the Clocking architecture.

For custom-programmed devices, the start-up (default) contents of this register are configured in the fuse memory, and can be set according to the application requirements.

												CLC	CC		CLI	_				R												
Ad	dre	ss =	0xF	:00	0_001	14																		De	faul	t val	ue	, =	0x0)3DI	E_0(000
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	4	3	2	1	0
BI	UART_MSTR_CLK division																															
3	31 Reserved 0x0																															
30	0		CLK	(_ U	JART_	_DI\	/27		F	RW		0×	(0	Th an Th 0 =	e UA d UA	ART ART giste divi	Mas _CL er er sion	ster K_S nable	cloc EL		urce 3.					g the	e L	JAF	RT_	REF	SE	ΞL
29	9			Re	eserve	ed						0x	(0																			
2	8		UA	RT	_REF	SE_SE	EL		F	RW		0x	(Ο	0 =	= Clo	ck s	our	- ce is	sel	urce lecte - the	d by	UAF	_	•	_		is	byp	ass	sed)		
27:	26			Re	eserve	ed						0x	(0																			



				M_CLK_CTRL2 CONTROL 2 REGISTER
Addres	ss = 0xF000_0014			Default value = 0x03DE_0000
31 30	29 28 27 26 25 24 23	22 21 20	19 18	17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
BITS	FIELD NAME	S/W ACCESS	RESET	FIELD DESCRIPTION
	IVAIIL	AGGEGG	VALUE	Selects the GPIO pin used as the TMRCLK source. The TMRCLK
25:21	TMRCLK_REF_SEL	RW	0x1E	signal can be selected as an external trigger for the Timer (TMR) modules. 00h to 1Dh = Register coding follows the bit assignments of the CCM_GPIO_SEL register (see Table 18). 1Eh = Constant '0' 1Fh = Constant '1'
20:16	ALTCLK_REF_SEL	RW	0x1E	Selects the GPIO pin used as the ALTCLK source. The ALTCLK signal can be selected as the reference clock for one or more modules. 00h to 1Dh = Register coding follows the bit assignments of the CCM_GPIO_SEL register (see Table 18). 1Eh = Constant '0' 1Fh = Constant '1'
15	Reserved		0x0	
14:12	PLL2_FRANGE_MSK	RW	0x0	PLL2 Filter Range select Configures the 2nd stage PLL for the required frequency range. The register should select the highest valid range for the PLL2 reference frequency. Note that the reference frequency is the input frequency, after division by the PLL2_INDIV register setting. 000 = Bypass 001 = 5MHz to 10MHz 010 = 10MHz to 16MHz 011 = 16MHz to 26MHz 100 = 26MHz to 42MHz 110 = 68MHz to 108MHz 111 = 108MHz to 200MHz
11	Reserved		0x0	
10:8	PLL1_FRANGE_MSK	RW	0x0	PLL1 Filter Range select Configures the 1st stage PLL for the required frequency range. The register should select the highest valid range for the PLL1 reference frequency. Note that the reference frequency is the input frequency, after division by the PLL1_INDIV register setting. 000 = Bypass 001 = 5MHz to 10MHz 010 = 10MHz to 16MHz 011 = 16MHz to 26MHz 100 = 26MHz to 42MHz 101 = 42MHz to 68MHz 110 = 68MHz to 108MHz 111 = 108MHz to 200MHz
7	PLL2_BYPASS	RW	0x0	PLL2 Bypass 0 = Do not bypass PLL2 1 = Bypass PLL2
6	PLL1_BYPASS	RW	0x0	PLL1 Bypass 0 = Do not bypass PLL1 1 = Bypass PLL1
5	PLL2_RST	RW	0x0	PLL2 Reset 0 = No Reset 1 = Reset PLL2



				CM_CLK_CTRL2 CCONTROL 2 REGISTER											
Addres	ss = 0xF000_0014			Default value = 0x03DE_0000											
31 30	29 28 27 26 25 24 23	22 21 20	19 18	17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0											
BITS	FIELD	S/W	RESET												
	PLL1 Reset														
4	NAME ACCESS VALUE DESCRIPTION PLL1_RST RW 0x0 PLL1 Reset 0 = No Reset 1 = Reset PLL1														
3	Reserved		0x0												
2:0	CLK_SEL	RW	0x0	Clock source select for the main system clock. Note that a glitch-free switchover between CLK_SEL settings is implemented. 000 = CLKIN 001 = PLLOUT 010 = ALTCLK All other settings are Reserved. The ALTCLK source is selected using ALTCLK_REF_SEL.											

Table 20 CCM_CLK_CTRL2 Register

CCM_CLK_CTRL3 - CLOCK CONTROL 3 REGISTER

The CCM_CLK_CTRL3 register contains PLL configuration fields. See "Clocking" for more details of the PLL.

For custom-programmed devices, the start-up (default) contents of this register are configured in the fuse memory, and can be set according to the application requirements.

				CM_CLK_CTRL3 CONTROL 3 REGISTER											
Addres	ss = 0xF000_0018			Default value = 0x0000_0000											
31 30	29 28 27 26 25 24 23	22 21 20	19 18	17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0											
BITS	NAME ACCESS VALUE DESCRIPTION PLL2 frequency ratio														
31:24	NAME ACCESS VALUE DESCRIPTION PLL2 frequency ratio Sets the ratio of Fvco/Fref for PLL2 O0h = 1														
23:19	PLL2_INDIV	RW	0x00	PLL2 input divider. 00h = Divide by 1 01h = Divide by 2 1Fh = Divide by 32											

											CLC				K_C				R														
Addre	ss =	0xF	000_	00	18																			De	fau	ılt	valu	ıe	= 0	x0	0000	_0	000
31 30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	1	3 12	2 11	10)	9	8	7	6		5	4	3		2	1	0
BITS		1	FIE NA			<u> </u>	1	_	S/W CES	ss	RES VAL									D	E	FIE							<u> </u>				
18:16	4h = Divide by 16 5h = Divide by 32 6h = Divide by 64 7h = Reserved PLL1 frequency ratio Sets the ratio of Fvco/Fref for PLL1 00h = 1																																
15:8	4h = Divide by 16 5h = Divide by 32 6h = Divide by 64 7h = Reserved PLL1 frequency ratio Sets the ratio of Fvco/Fref for PLL1																																
7:3		ļ	PLL1 _.	_IN	DIV	,		F	₹W		0x0	00	00	h = h =	input Divid Divid	de b	y	1 2															
2:0		Р	LL1_(ΟU	TDI	V		F	₹W		0×	0	0h 1h 2h 3h 4h 5h	= = = =	outpr Divide Divide Divide Divide Divide Rese	by by by by by by by	1 2 4 8 16 32 6	6 2															

Table 21 CCM_CLK_CTRL3 Register

CCM_PLL_LOCK_CTRL - PLL LOCK DETECT CONTROL REGISTER

The CCM_PLL_LOCK_CTRL register contains fields that control the PLL 'out-of-lock' detection function. See "Clocking" for more details of the PLL.

The PLL out-of-lock detection function is enabled using PLL_LOCKDET_ENA.

The PLL lock detection is derived by checking the ratio of the PLL2 output frequency with respect to the PLL1 input frequency; a count is maintained of instances when the ratio is outside the limits set by PLL_LOCKDET_MIN and PLL_LOCKDET_MAX.

If the frequency ratio exceeds $PLL_LOCKDET_MAX$, this is counted as an Overflow condition.

If the frequency ratio is below PLL_LOCKDET_MIN, this is counted as an Underflow condition.

In Absolute Mode (PLL_LOCKDET_MODE=0), the Overflow and Underflow occurrences are counted cumulatively (no distinction is made between Overflow and Underflow conditions); the PLL 'out-of-lock' condition is asserted if the count exceeds PLL_OVERFLOW_LIMIT.

In Plus/Minus Mode (PLL_LOCKDET_MODE=1), the difference in the number of overflows vs underflows is counted. In this mode, an Overflow detection effectively 'cancels out' an earlier Underflow detection, and vice versa. The PLL 'out-of-lock' condition is asserted if either of the count limits is reached.



For custom-programmed devices, the start-up (default) contents of this register are configured in the fuse memory, and can be set according to the application requirements.

									F	LL I		_	_	L_L(_	_			EF	₹												
Addres	ss =	0xF	000	00	1C																			ı	Def	faul	t '	value	, =	0x	331	2_0	E00
31 30	29	28	27	26	25	24	2	3 2	2 21	20	19	18	17	16 1	5	14	13	3 1	2 11	1 1	10	9	8	3	7	6		5 4		3	2	1	0
BITS				FIE		,				S/W CES	ss	RES						•	•		D	ES		ELD RIP1	10	N		•					
31:28	Valid in Plus/Minus mode only (PLL_LOCKDET_MODE=1). Number of Underflows permitted before 'out-of-lock' is indicated. 0h = 16 underflows 1h = 15 underflows 2h = 14 underflows 3h = 13 underflows Dh = 3 underflows Eh = 2 underflows Fh = 1 underflow Note this value should not be changed while the PLL is running. PLL Overflow Limit In Plus/Minus mode (PLL_LOCKDETMODE=1), this sets the number of Overflows permitted before 'out-of-lock' is indicated.																																
27:24	F	PLL_	_ov	ERF	LOV	W_L	_IMI	ΙΤ	F	RW		0x	3	PLL In P num In A cum 'out- Oh = 1h = 2h = 3h = Dh = Eh =	Over 100 of 100	verflu/Minnr of oblute titive lock over over over over 3 over 3 over 5 over 5 over over over over over over over over	ownus Over rflo rflo rflo rerf	Ling mode verification with the control of the cont	nit de (I ows (PL er of dicate	PLL per L_I Ur ed.	L_L LO0 nde	OC CK rflc	CKI d be DE ows	DET efore T_N or	e 'd 10 Dv	MO out-c DE= erflo	Diof-	E=1),	th is s s mi	is si indi ets itted	ets t cate the I bef	he ed.	
23			F	Rese	rvec	<u>t</u>						0x	:0																				
22:16		PL	L_L 	ОСК	(DE	T_N	/IN		F	RW		0x ⁻	12		Jnd	derflo	ow	is	tecti detec				e OL	ıtpu	/in	put	fr	eque	ncy	y rat	tio is	be	low
15			F	Rese	rvec	t						0x	:0																				
14:8		PLI	L(эск	DE1	Г_М	1AX		F	RW		0x0)E		Ove	erflo	w i	s de	etect etect				out	put/	np	ut fr	re	quen	су	ratio	o is	abo	ve
7:2			F	Rese	rvec	ď						0x0	00																				



										Р			_	_	_	_LO	_	-			ΞR											
Ad	ldres	ss =	0xF	000	0_00	1C																		De	faul	lt ۱	value) =	= 0x	3312	2_01	E00
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	6 15	14	13	12	11	10	9	8	7	6	-	5 4	ļ	3	2	1	0
ВІ	TS								Ţ,	_										•			FIEI CRI	D PTIC	ON			•	'	'		
	TITS FIELD S/W RESET ACCESS VALUE PL 1 PLL_LOCKDET_MODE RW 0x0 co co ln un Pl														PLL Lot Plant (1) = At Plant (2) = A	us/m solute ed cu exce s/mir flows	te months multiple des	node s mo ode' lativ PLI mod	e ode , the ely. L_O\ le', to ited.	nun The /ER he d The	out FLC iffer ou	of-lo W_ ence t-of-	ock' LIMI e in t lock'	cond T. he n	diti nur idi	ion is mber tion i	of s a	ove sse	ted i erflov rted	f the vs v if th	s ie	
()		PLI	L_L	.OCK	(DET	Γ_EN	Α		R	RW		0x	0	1 1 1	PLL Long D = Di 1 = Er Note to De wri	sable able hat the	ed d nis b as a	oit m	nust	be th								-			ıst

Table 22 CCM_PLL_LOCK_CTRL Register



CCM_CLK_ENA - CLOCK ENABLE REGISTER

The CCM_CLK_ENA register contains the enable bits for the clock signals to each peripheral module. The DSPCLK_SLP_DSBL and AHBCLK_SLP_DSBL bit select whether the respective clock is enabled in Sleep mode. See "Clocking" for more details of the Clocking architecture.

																	CLK																		
														CLOC	ΚE	N	ABLE	RE	G	IST	ER	!													
Addres	SS	= (0xF	0	00_	_00	24		_		_	ı	<u> </u>		ı									<u> </u>			De	faul	t١	/alu	e =	= 0x	02BA	_18	87F
	29	9	28	2				24	23			20	┸	19 18	17	_	16 15	5 14	4	13	12	2 11	10		9	8	7	6		5	4	3	2	1	0
BITS						AMI					S/W CES	ss		ESET ALUE									DE		FIE		101	1							
31		D	SP	CI	_K_	SL	P_[OSBI	=		RW			0x0	0	=	PCLK DSP(DSP(CLK	er	nab	led	in S	leep	m											
30		Al	НВ	CI	_K_	SL	P_[DSBI	-		RW			0x0	0	=	BCLK AHB(AHB(CLK	er	nab	led	in S	leep	m											
29:26				F	Res	erv	ed							0x0																					
25	UART_MSTR_CLK_ENA RW 0x1 UART master clock (UART_MSTR_CLK) enable 0 = Disabled 1 = Enabled																																		
24				F	Res	erv	ed							0x0																					
23			UA	ιR	T_(CLŁ	<_E	NA			RW			0x1	0	=	ble A Disab Enab	oled	CLI	K to) U	ART	mod	dul	е										
22			TR	:A:	X_(CLŁ	K_E	NA			RW			0x0	0	=	ble A Disab Enab	oled	CLI	K to	T	RAX	mod	lul	е										
21			TN	ЛF	R_C	LK	_EN	NΑ			RW			0x1	0 :	=	ible A Disab Enab	oled	CLI	K to	T	MR r	nodu	ıle	s (T	MF	R1, ⁻	TMF	₹2	and	IT I	ЛR3)		
20			W	D-	Γ_C	CLK	(_E	NΑ			RW			0x1	0	=	ible A Disab Enab	oled	CLI	K to) W	/DT r	nodu	ule)										
19			IR	Q(C_(CLK	(_EI	NA			RW			0x1	0	=	ible A Disab Enab	oled	CLI	K to) IF	RQC	mod	ule	Э										
18			GF	910	D_0	CLK	(_EI	NA			RW			0x0	0	=	ible A Disab Enab	oled	CLI	K to	G	PIO	mod	ule	Э										
17			FU	S	E_(CLF	K_E	NA			RW			0x1	0	=	ible A Disab Enab	oled		K to	F	USE	mod	lul	е										
16			12	2C	_C	LK_	_EN	IA			RW			0x0	0	=	ible A Disab Enab	oled		K to	12	C m	odule	Э											
15	A	AIF	⁻ 3_	Μ	ST	R_(CLK	_EN	IA		RW			0x0	0	=	3 mas Disab Enab	oled	clc	ck	(Al	F3_l	MST	R_	_CL	K) 6	ena	ble							
14	A	AIF	2_	М	ST	R_(CLK	(_EN	IA		RW			0x0	0	=	3 mas Disab Enab	oled	clc	ock	(Al	F3_I	MST	R_	_CL	K) 6	ena	ble							
13	A	AIF	-1_	М	ST	R_(CLK	_EN	IA		RW			0x0	0	=	3 mas Disab Enab	oled	clc	ck	(Al	F3_I	MST	R_	_CL	K) 6	ena	ble							
12				F	Res	erv	ed							0x1																					



													CI			_	CLK	_			- D															
Λdd	ros	=	۸vE	:nr	00_00	24							CI	_00	N E	.INA	DLE	KE	G	1311	<u>-r</u>						Dof	aul	t v	alı	10	- nv	'n	2BA	15	27E
	- 1								1	Т	1	П				T		1	Т			Ι	1	T			Dei		. v.	an	Je .	- UX	Т		-10)/ F
31 3	30	29	28	2	7 26	25	5 2	4 2	3 2	2 2	1 2	20	19	18	17	16	3 15	14	1	13	12	11	10	!	9 8	3	7	6		5	4	3		2	1	0
BIT	S				FIEL	D				S/V	٧	F	RES	SET									•		FIEL	D										
					NAM	E			Α	CCE	SS	١ ١	/AL	UE									DE	ES	CRIF	ŀΤ	ON									
l						_											le Al		CLI	K to	SE	C m	odu	lle												
11			SI	ΞC	_CLK	_E	NA			RV	/		0x	(1	1 -	_	isab																			
															+		nabl	-	N 1	1/ 1-		0 -		.1												
10			RI	VIC.	CLK	(F	ΝΔ			RV	,		0x	'n			ie Ar Disab		,LI	K to	KIN	G II	1001	лe	!											
10			1 (1	•		`				1	•		٥٨	.0			nabl																			
															+		le Al		CLI	K to	AIF	3 m	nodu	ıle												
9			ΑI	F3	_CLK	_E	NA			RV	/		0x	0	0	= D	isab	led																		
															1	= E	nabl	ed																		
															Е	nab	le Al	HBC	CLI	K to	AIF	2 m	odu	ıle												
8			ΑI	F2	_CLK	_E	NA			R۷	V		0x	κ0	0	= [)isab	led																		
															_		nabl																			
																	le Al		CLI	K to	AIF	1 m	odu	ıle												
7			ΑI	F1	_CLK	_E	NA			RV	/		0x	0	1 -	_	isab																			
															÷		nabl		N 1	1/ 1-	CLI	Λ		.1 -												
6			Ç.	٦Δ	CLK	· [ΝΙΔ			RV	,		0x	·1			le Al Isab		,LI	K to	ЭП	ΑП	loau	iie												
			OI	1/	_OLIV		INA			111	•		٧٨	. 1	-		nabl																			
5:4				R	Reserv	/ed							0x	:3																						
														-	Е	nab	le Al	HBC	CLI	K to	RC	Mr	nodı	ule)											
3			R	ΟN	1_CLk	(_E	NA			RV	/		0x	:1	0	= D	isab	led																		
															1	= E	nabl	ed																		
															Е	nab	le Al	HBC	CLI	K to	RA	M n	nodu	ıle	!											
2			R/	٩M	I_CLK	_E	NA			RV	/		0x	:1	-)isab																			
-	_														-		nabl																			
				ים	CLV	_ _ _ ,	NΙΛ			DIA	,		0	.1			le Al		الاز	K to	SP	I mo	odule	е												
1			5	۲۱.	_CLK	_⊏I	NΑ			RV	,		0x	i I	-		isab nabl																			
									+			+			-		le Al		:11	K to	DM	1A n	nodi	ıle												
0			DI	MΑ	_CLK	Έ	NA			RV	/		0x	:1)isab			0	۱۷	.,	·out	<i>a</i> 10												
							-			-					-		nabl																			

Table 23 CCM_CLK_ENA Register

CCM_SOFTRST - SOFTWARE RESET REGISTER

The CCM_SOFTRST register contains the software reset bits for each peripheral module. See "Power-on and Reset Control" for more details of the Software Reset function.

							Owe					C	CM	ı	SOF	TRS	s.	T																
										CH	HIF			_	RE RES				IS	ΓER														
Addres	ss =	0xF	000_	002	28																				De	faul	t١	⁄alι	ie =	= 0x	00E	3A_	08	7F
31 30	29	28	27	26	25	24	23	22	21	20	1	9 18	17	1	16 15	14	1	13	12	11	10		9	8	7	6		5	4	3	2	,	1	0
BITS				ELC					S/W			ESET												LD		_								
				AME				AC	CES	S		ALUE									DE	S	CR	IPT	ION	<u> </u>								
31:24			Res	erv	ed						C	00x0																						
22	١.	I A D	T 0/	\ _T	-DC	-T NI			314 /			01			RT Sof	twar	е	Res	set	cont	rol													
23	'	JAK	T_S	JF I	KS) I _IN		F	RW			0x1			Reset Not res	eat																		
													+	_	XX Soft		_	Res	et	conf	rol													
22		TRA	X_S	OFT	RS	TN		F	RW			0x0			Reset	wait	•	1100	οCι	COIT	.101													
			_			-									Not res	set																		
													ΤN	ЛF	R1, TM	R2,	Т	MR	3 8	oftw	are	R	ese	t cc	ntr	ol								
21		TMF	R_SC	FT	RS	T_N		F	RW			0x1			Reset																			
													4		Not res																			
															T Soft	vare	F	Rese	et c	ontr	ol													
20		WDT_SOFTRST_N RW 0x1 0 = Reset 1 = Not reset 1 = Not reset IRQC_SOFTRST_N RW 0x1 0 = Reset 1 = Not reset 1 = Not reset																																
		1 = Not reset IRQC Software Reset control IRQC_SOFTRST_N RW 0x1 0 = Reset																																
19		1 = Not reset																																
19		1 = Not reset IRQC Software Reset control 0 = Reset 1 = Not reset 1 = Not reset																																
		1 = Not reset IRQC Software Reset control																																
18		GPI	o_sc	OFT	RS	ΤN		F	RW			0x0			Reset	···a.c			•	00110														
			_			_							1 :	=	Not res	set																		
													FL	JS	SE Soft	ware	е	Res	set	cont	rol													
17		FUS	E_S	OFT	RS	T_N		F	RW			0x1	0 =	=	Reset																			
													1 :	=	Not res	set																		
								_							Softwa	are F	₹e	eset	СО	ntrol														
16		12C	_so	HIF	งรา	_N		ŀ	RW			0x0			Reset																			
15:12			Res	on/	0 d							0x0	1 -	_	Not res	set																		
15.12			Res	CIV	eu							UXU	QF	= (C Softw	ıara	P	2000	at c	ontro	nI													
11		SEC	c_sc)FTI	RST	ΤN		F	RW			0x1			Reset	aic	'	CSC		Oriti	וכ													
		0_1						·				•/			Not res	set																		
													RI	N	G Softv	vare	F	Rese	et c	ontr	ol													
10		RNC	3_SC	FT	RS	T_N		F	RW			0x0			Reset																			
	<u> </u>												_		Not res																			
															3 Softv	vare	R	Rese	et c	ontr	ol													
9		AIF:	3_SC)FTI	RS	T_N		F	RW			0x0			Reset	- o t																		
-													+	_	Not res		Е	2000	٠t ^	ontr	<u>ما</u>													
8		ΔIF	2_SC)FT	RST	T N		-	RW			0x0			2 Softv Reset	vare	r	vese	ειC	UHIT	JI													
		. 111 4	00			· _' `		'	. v v				_		Not res	set																		
										İ			+		1 Softv		R	Rese	et c	ontr	ol													
7		AIF	1_SC	FT	RS	T_N		F	RW			0x0			Reset																			
													1 :	=	Not res	set																		
							-								A Softw	are	R	Rese	et c	ontro	ol													
6		SHA	A_SC	FTI	RS	T_N		F	RW			0x1			Reset																			
			_										1 :	=	Not res	set																		
5:4			Res	erv	ed							0x3																						



											CI	HP S			_S(GI	STER												
Ac	ldre	ss =	0xF	000	_00	28																		De	faul	tν	/alu	e =	= 0x	00B	4_0	87F
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	1	12 11	10	9	8	3 7	6		5	4	3	2	1	0
В	TS			FI	IELI	D			S	S/W		RES	SET									FI	EL	D								
																					DE	SCF	RIF	OIT	ı							
																	vare	Res	se	t cont	rol											
;	3	ROM_SOFTRST_N RW 0x1 ROM Software 0 = Reset 1 = Not reset																														
		1 = Not rese															et															
																	t cont	rol														
:	2		RAN	/_S	OFT	RS1	Γ_N		F	RW		0x	1	0 =	= Re	set																
														1 =	= No	t res	et															
														SF	PI So	ftwa	ire F	Rese	et (contro	ol											
	1		SPI	_sc	FT	RST	_N		F	RW		0x	1	0 =	= Re	set																
														1 =	= No	t res	et															
														D١	/IA S	oftw	/are	Res	se	t cont	rol											
(0		DMA	4_S(OFT	RS1	Γ_Ν		F	RW		0x	:1	0 =	Re	set																
														1 =	= No	t res	et															

Table 24 CCM_SOFTRST Register

CCM_WKUP_CTRL - CHIP WAKEUP CONTROL REGISTER

The CCM_WKUP_CTRL register provides control of the Sleep and Wake-Up mode transitions. See "AIF Interface Modules" for details of the AIF Bypass modes.

The STATIC_VECT_SEL register bit selects the boot vector address for code execution following a Warm Reset (see "Power-on and Reset Control").

		С		M_WKUP_CTRL EUP CONTROL REGISTER											
Addres	ss = 0xF000_0030			Default value = 0x0001_0000											
31 30	29 28 27 26 25 24 23	22 21 20	19 18	17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0											
BITS	FIELD NAME	S/W ACCESS	RESET VALUE	FIELD DESCRIPTION											
31	SLP_ENA	WO	0x0	Sleep Mode select Write '1' to select Sleep mode.											
30:8	Wo														
7	Wo write '1' to select Sleep mode. Reserved Ox00_ 0000 AIF Bypass Mode Forced Exit Write '1' to de-select the AIF Bypass mode. (This is typically used if when AIF_BYP_AUTO_EXIT=0, and the Amodule remains in Bypass Mode after Wake-Up.)														
6	AIF_BYP_AUTO_EXIT	RW	0x0	AIF Bypass Mode Auto Exit Selects whether the AIF Bypass mode is de-selected on Wake-Up 0 = AIF Bypass not de-selected on Wake-Up 1 = AIF Bypass de-selected on Wake-Up											
5:4	AIF_BYP_SEL	RW	0x0	AIF Bypass Mode control Selects whether one of the AIF Bypass Modes is selected when entering Sleep mode. 00 = No bypass 01 = Bypass Mode A 10 = Bypass Mode B1 11 = Bypass Mode B2											



WM0011

	TS FIELD S/W ACCESS VALUE FIELD DESCRIPTION WAIT_HIFI_SLP_ENA RW 0x0 0 = Do not wait for HiFi WAITI to complete before entering Sleep mode 1 = Wait for HiFi WAITI to complete before entering Sleep mode Selects whether a Wake-Up (exit from Sleep) triggers a Warm Reset																														
Ad	dres	ress = 0xF000_0030 0 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 1 3																			De	faul	t va	lue	= 0×	(000	1_0	000			
31	TS FIELD S/W ACCESS VALUE FIELD DESCRIPTION WAIT_HIFI_SLP_ENA RW 0x0 0 = Do not wait for HiFi WAITI to complete before entering Sleep mod															0															
Bľ	TS	S FIELD S/W RESET FIELD DESCRIPTION WAIT_HIFI_SLP_ENA RW 0x0 0 = Do not wait for HiFi WAITI to complete before entering Sleep mo																													
3	}	S															de														
2	2		WK	UP_	RST	Γ_ΕΙ	NA		F	RW		0x	0	0 =	= W		Up d	loes	not	trigg	jer a	Wa	rm R		,	ggei	rs a	War	m R	eset	t
C)	;	STA	TIC_	VEC	CT_S	SEL		F	RW		0x	:0	Or 0 =	nly v = B	ts the	whe the	n Wl prin	KUF nary	RS stat	ST_E	NA:	=1.	ing a	a Wa	ake-	Up t	rans	ition		

Table 25 CCM_WKUP_CTRL Register

CCM_DB_STBY - STANDBY DE-BOUNCE CONTROL REGISTER

The CCM_DB_STBY register configures the de-bounce circuit for the STANDBY input pin. The debounced STANDBY is an input to the IRQC module, and also one of the DSP core interrupt inputs. See "Interrupts" for details of the DSP core interrupts.

										STA	AND	BY I			I_D INCI	_		3Y ROL	. RE	GIS [.]	TER										
Ad	dres	ss =	0xF	000_	004	44																		De	faul	t val	lue	= 0x	000	0_0	000
31	BITS FIELD S/W RESET														15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
Bľ	BITS FIELD S/W RESET NAME ACCESS VALUE STANDE																			DE		ELD	ION								
3	1		Sī	ГВҮ_	DB _.	_BY	Р		F	RW		0x	:0	0	= De	-bou	ınce	bou ena disa	blec	i		s)									
30:	24			Res	erv	ed						0x	:0																		
23	0:		SI	ГВҮ_	DB _.	_CN	Т		F	RW		0x0 000	_					bou							er o	f AP	BCL	K cl	ock (cycle	es

Table 26 CCM_DB_STBY Register

CCM_DB_GINT1 - GINT1 DE-BOUNCE CONTROL REGISTER

The CCM_DB_GINT1 register configures the de-bounce circuit for the GINT1 interrupt signal. The GPIO pin used as the GINT1 source is selected by the GINT1_SEL register. The de-bounced GINT1 is one of the DSP core interrupt inputs. See "Interrupts" for details of the DSP core interrupts.

_																															
										G	INT	1 DE			_DE	_			REG	ISTE	R										
Ad	dres	GINT1 DE-BOUNCE CO SS = 0xF000_0048 29 28 27 26 25 24 23 22 21 20 19 18 17 16 1 FIELD NAME S/W ACCESS GINT1_DB_BYP RW Ox0 O = De-t																						De	faul	t val	lue	= 0×	(000	0_00	000
31	BITS FIELD ACCESS VALUE FIELD DESCRIPTION 31 GINT1_DB_BYP RW 0x0 0 = De-bounce enabled 1 = De-bounce disabled (bypass)															2	1	0													
Bľ	BITS FIELD S/W RESET FIELD DESCRIPTION GINT1 de-bounce select															•															
3	BITS FIELD S/W RESET VALUE FIELD DESCRIPTION 31 GINT1_DB_BYP RW 0x0 0 = De-bounce enabled																														
30:	24			Rese	rve	d						0x	:0																		
23	0:3		GIN	NT1_[)B_	_CNT	Т		F	RW		0x0 000		de	NT1 -bou seled	ncin	ng th	e Gl	INT ²	1 inp	ut. T	he C	SPIC) pir					•		

Table 27 CCM_DB_GINT1 Register

CCM_DB_GINT2 - GINT2 DE-BOUNCE CONTROL REGISTER

The CCM_DB_GINT2 register configures the de-bounce circuit for the GINT2 interrupt signal. The GPIO pin used as the GINT2 source is selected by the GINT2_SEL register. The de-bounced GINT2 is one of the DSP core interrupt inputs. See "Interrupts" for details of the DSP core interrupts

		29 28 27 26 25 24 23 22 21 20 19 18 17 16 FIELD NAME S/W ACCESS RESET VALUE GINT2_DB_BYP RW 0x0 GINT														_			EGI	STE	₽R										
Ad	ldre	SS = 0xF000_004C																						De	faul	t va	alue	= 0	(000	0_0	000
31	30																14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Bľ	TS																				DE	FIE SCR		ION			•	•	•		
3	1	NAME ACCESS VALUE GINT2 de															ınce	ena	bled	1	ypas	s)									
30:	:24			Res	erv	ed						0x	0																		
23	3:0		GII	NT2_	DB	_CN	ΙΤ		F	RW		0x0 000		de	-boı	uncir	ng th	e GI	NT2	inp	ut. T		PIC) pir			LK cleas the		•		

Table 28 CCM_DB_GINT2 Register

WM0011

CCM_SCRATCH1 - SCRATCHPAD 1 REGISTER

The CCM_SCRATCH1 registers is a general-purpose scratchpad register. Note that the default value (the value of this register at reset) may vary, depending on the applicable boot process.

												so		_	_	RA D 1			ER												
Ac	ldre	ss =	0xF	000	_00	50																		De	faul	t va	lue	= 0>	(000	0_0	000
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
ВІ	TS				IEL[_				S/W CES		RES VAL									DE	FIE SCR		ION							
31	1:0			SCR	RATO	CH1			F	RW	C	000 000	_	Sc	rato	hpa	d 1														

Table 29 CCM_SCRATCH1 Register

CCM_SCRATCH2 - SCRATCHPAD 2 REGISTER

The CCM_SCRATCH2 registers is a general-purpose scratchpad register. Note that the default value (the value of this register at reset) may vary, depending on the applicable boot process.

												so	CC	_	_	RA D 2 I			ER												
Ac	ldre	ss =	0xF	000	_00	54																		De	faul	t va	lue	= 0>	c 000	0_0	000
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
ВІ	TS			-	IEL[_			_	S/W CES		RES VAL									DE	FIE SCR		ION							
31	1:0			SCF	RATO	CH2			F	RW	(00x0 000	-	Sc	rato	hpad	d 2														

Table 30 CCM_SCRATCH2 Register

CCM_SCRATCH3 - SCRATCHPAD 3 REGISTER

The CCM_SCRATCH3 registers is a general-purpose scratchpad register. Note that the default value (the value of this register at reset) may vary, depending on the applicable boot process.

												so		_	_	CRA															
Ad	dre	ss =	0xF	000	_00	58																		De	faul	t va	lue	= 0>	c 000	0_0	000
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
ВІ	TS				IELI AMI	_				S/W CES		RES VAL									DE	FIE	ELD RIPT								
31	:0			SCR	RATO	CH3			F	RW	(00x0 000	-	Sc	rato	hpa	d 3														

Table 31 CCM_SCRATCH3 Register

CCM_SCRATCH4 - SCRATCHPAD 4 REGISTER

The CCM_SCRATCH4 registers is a general-purpose scratchpad register. Note that the default value (the value of this register at reset) may vary, depending on the applicable boot process.

												so		_	_	RA D4															
Ac	ldre	ss =	0xF	000	_00	5C																		De	faul	t va	lue	= 0>	(000	0_0	000
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
ВІ	TS				IEL[S/W CES		RES VAL									DE	FIE SCR	LD	ION							
31	:0			SCF	RATO	CH4			F	RW	(00x0 000	_	Sc	rato	hpa	d 4														

Table 32 CCM_SCRATCH4 Register

CCM_IOCTRL1 - I/O CONTROL 1 REGISTER

											1/0			_ IO C				ł													
Addre	ss =	0xF	000	00_0	60																		De	fau	lt ۱	/alue) =	= 0x	777	7_0(000
31 30	29	28	27	26	25	2	4 23	22	21	20	19	18	17	16 15	5 14	1	3 1	2 11	1 10	0	9	8	7	6	;	5 4		3	2	1	0
BITS			-	IEL	_		•		S/W CES	s	RES								D	ES	FIE								•		
31				serv						_																					
30					_DS	•		F	RW		0x	1	0 = 1 =	SET of Redu	ced s treng	stre gth	engtl	h	y; th	nis	bit h	nas	no e	effec							
29			RE	SET _.	_PU	l		F	RW		0x	1	0 =	SET p Disab Enab	led	рс	contro	ol	-												
28			RE	SET	_IE			F	RW.		0x	1	0 = 1 =	SET ii Disab Enab te - Ri	led led			ays e	nab	oled	d for	inp	out; t	his l	bit	has	no	effe	ect		
27			Re	eserv	/ed						0x	0																			
26		S	TAN	NDB'	Y_D	S		F	RW		0x	1	0 = 1 =	ANDE Redu Full s te - S	ced s treng	stre gth	engtl	h	onl	y; ¹	this	bit I	has	no e	effe	ect					
25		S	TAN	NDB'	Y_P	U		F	RW		0x	1	0 =	ANDE Disat Enab	led	ıll-ı	up co	ontro	l												
24		S	STA	NDB	Y_IE	E		F	RW.		0x	1	0 = 1 =	ANDE Disat Enab te - S	led led				ys e	na	blec	l foi	r inp	ut; t	his	bit h	nas	s no	effe	ct	
23		C	CLK	OUT	_OE	E		F	RW		0x	0	CL 0 =	KOUT Disat Enab	/GPI led (02	28 ou	tput													



				CM_IO																	
Addres	ss = 0xF000_0060												De	fau	lt va	lue	= ()x	7777_	00	000
31 30	29 28 27 26 25 24 23	22 21 20	19 18	17 16 1	15 14	1	3 12	11	10	ç	9 8	3	7	6	5	4	3		2	1	0
BITS	FIELD NAME	S/W ACCESS	RESET VALUE						DE		FIEL CRIF		ON								
22	CLKOUT_DS	RW	0x1		uced	stre		out c	Irive	str	rengt	h									
21	CLKOUT_DS RW 0x1 0 = Reduced strength 1 = Full strength CLKOUT/GPIO28 pull-down control 0 = Disabled 1 = Enabled CLKOUT/GPIO28 input enable CLKOUT IE RW 0x1 0 = Reduced strength 1 = Full strength CLKOUT/GPIO28 pull-down control 0 = Disabled																				
20	CLKOUT/GPIO28 pull-down control 0 = Disabled 1 = Enabled CLKOUT/GPIO28 input enable																				
19	Reserved		0x0																		
18	IRQ_DS	RW	0x1	IRQ out 0 = Red 1 = Full	uced	stre		gth													
17	IRQ_PU	RW	0x1	IRQ pull 0 = Disa 1 = Ena	abled	ontr	rol														
16	IRQ_IE	RW	0x1	IRQ inpo 0 = Disa 1 = Ena Note - II	abled bled			nly; 1	this t	oit	has ı	no	effe	ect							
15:0	Reserved		0x0000																		

Table 33 CCM_IOCTRL1 Register

CCM_IOCTRL2 - I/O CONTROL 2 REGISTER

												I/	0 0 C		I_IC				ΞR															
Add	dres	ss = ()xF	000_	_00	64																			De	efau	ılt	val	ue	= 0	хF	F7	F_F	F7F
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	2 11	10)	9	8	7	6	3	5	4	. 3	}	2	1	0
BIT	S	FIELD S/W RESET FIELD DESCRIPTION AIF1BCLK output enable 0 = Disabled (tri-state)																																
31	l		Al	F1B	CLI	K_0	E		F	RW		0×	1	0 = 1 = Va	= Dis = En Ilid fo	able able or B	ed (t d ypas	ri-sta ss M	ate od			•							-	pas	s N	Лod	e B	2.
30)		ΑI	F1B	CL	K_D	S		F	RW		0×	c1	0 =	F1B(= Re = Fu	duce	ed s	trenç		/e st	eng	jth												
29)		Al	F1B	CL	K_P	D		F	RW		0×	(1	0 =	F1B Dis	able	ed	-dov	vn	cont	rol													



													I/O C	ON.	_						R																
Addr	ess	= 0x	F0	00_0	064	4																					D	efa	ult	v	alue	=	0xF	F7I	F_	FF	7F
31 30) 29	28	2	27 26	3 2	25	24	23	22	21	20) 1	9 18	17	16	3 1	15	14	13	3	12	1	1	10	9	8	7	,	6	Ę	5 4	ı.	3	2	1	1	0
BITS				FIEL	LD					S/W CES	1	R	ESET ALUE		1							1			FIE			N									
				147 411					710				71202	+	IF1	вс	LK	inp	ut e	en	ab	le				•••		•									
															= [
28		,	AIF	F1BC	LK.	_IE			F	₹W			0x1		= E				od	in	٨١	E 1	Ma	cto	r or	۸۱۵	:1 0	lav	, n	ma	des.	/h	a A I	= N/I	20	tor	
																															ces.	•					
															IF1				•				е														
27		^	ı – ,	11 DC		_	_			J\^/			0.4		= D			•	tri-s	sta	ite))															
27		А	IF.	1LRC	LN	_0	'E		ı	₹W			0x1						ss l	Mo	ode	e B2	2 oı	nlv.	Mus	st b	e e	nal	bled	d i	n By	'na	ss N	/lod	e I	B2.	
																	-							-	his t						-						
							_		_						IF1				•			ve	stre	eng	th												
26		Α	lF′	1LRC	LK	_D	S		F	₹W			0x1		= F = F					eng	gth																
														+-	<u>- </u>					do	wn	ı co	ntr	ol													
25		Α	lF′	1LRC	LK	_P	D		F	RW			0x1		= [.													
														+-	= E																						
															IF1 = C				put	t e	na	ble															
24		Δ	ΝF	1LRC	CLK	<u></u>	E		F	RW			0x1		= E																						
																															des.	•					
23				Reser	210	4							0x0	m	lode	e, th	his	ena	able	es	the	e Li	₹CI	LK :	as a	n ir	nput	t to	the	e T	XD,	ΑT	ger	era	toı	r.)	
23			Г	16261	ve	u							UXU	A	IF1	RX	DΑ	T d	rive	e s	stre	enat	th														
22		Δ	IE1	1RXD	ΔТ	. Г	2			RW			0x1		= F							5															
22				ПЛЛ	<i>'</i> ''		.5		'	\vv			0.7.1		= F			_		, —			4	1.	41- !		:4 I			- 61	4						
														_	ote IF1							_		_	r; thi	S D	it na	as i	no e	еп	ect						
21		Α	IF1	1RXD	АТ	_P	D		F	RW			0x1		- C			•	· u	uc	,,,,		,,,,,,	01													
														+-	= E																						
20		^		1DVF	.	F 11	_			RW.			0x1		IF1				npu	ıt e	ena	ble	:														
20		A	ИГ	1RXE	JA	'-'	_		r	KVV			UXI		= C = E																						
														Α	IF1	TXI	DA	То	utp	ut	en	abl	е														
19		Α	IF′	1TXD	ΑT	_0	E		F	₹W			0x1		= [•	tri-s	sta	ite))															
														_	= E IF1				utn	n it	dri	ive	etra	ana	th												_
18		Α	۱F	1TXD	ΑТ	_D	S		F	RW			0x1		- F							· v G	Jul	- iy	u I												
						_								1	= F	ull	str	eng	th																		
47			ı –	1TVD			D			٦\ <i>٨</i> ٠			0.4		IF1				ull-	·do	wr	n co	ntr	ol													
17		А	ı⊢′	1TXD	ıΑΙ	_٢	ט		'	₹W			0x1		= C = E																						
														+-	IF1				npu	t e	na	ble															
16		Α	ΝF	1TXE)AT	Γ_ ΙΙ	E		F	RW			0x1		= [
						_									= E ote				DΑ	λT	is	OUT	put	on	lv: th	nis	bit h	าลร	ກດ) e	ffect						
														_	IF2									J.11	<i>j</i> , u												
														0	= [)isa	able	ed (•																		
15		P	ΝF	2BCL	_K_	OE	Ξ		F	₹W			0x1		= E alid				ا م	M	7d <i>c</i>	D .	1 💁	nlv	NA	et h	ne ^	nal	hlor	ч:	n By	'n	ee N	/lod	ا م	R1	
																								-	his b						_	μа	.33 N	/IUU	<u>۔</u> ا	ו.	



				CM_IOCTRL2 DITTOL 2 REGISTER
Addre	ss = 0xF000_0064			Default value = 0xFF7F_FF7F
31 30				17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
BITS	FIELD NAME	S/W ACCESS	RESET VALUE	FIELD DESCRIPTION
	NAME	ACCESS	VALUE	AIF2BCLK output drive strength
14	AIF2BCLK_DS	RW	0x1	0 = Reduced strength
				1 = Full strength
40	ALEODOL IV. DD	DW		AIF2BCLK pull-down control
13	AIF2BCLK_PD	RW	0x1	0 = Disabled 1 = Enabled
				AIF2BCLK input enable
				0 = Disabled
12	AIF2BCLK_IE	RW	0x1	1 = Enabled
				Must be enabled in AIF2 Master or AIF2 Slave modes. (In AIF Master mode, this enables the BCLK as an input to the LRCLK generator.)
				AIF2LRCLK output enable
				0 = Disabled (tri-state)
11	AIF2LRCLK_OE	RW	0x1	1 = Enabled
				Valid for Bypass Mode B1 only. Must be enabled in Bypass Mode B1.
				Note that in AIF Master mode, this bit has no effect.
10	AIF2LRCLK DS	RW	0x1	AIF2LRCLK output drive strength 0 = Reduced strength
10	All ZEROLK_D3	IXVV	UXI	1 = Full strength
				AIF2LRCLK pull-down control
9	AIF2LRCLK_PD	RW	0x1	0 = Disabled
				1 = Enabled
				AIF2LRCLK input enable
8	AIF2LRCLK_IE	RW	0x1	0 = Disabled 1 = Enabled
	7.11. 22. (02. (2		.	Must be enabled in AIF2 Master or AIF2 Slave modes. (In AIF Master
				mode, this enables the LRCLK as an input to the TXDAT generator.)
7	Reserved		0x0	
				AIF2RXDAT drive strength 0 = Reduced strength
6	AIF2RXDAT_DS	RW	0x1	1 = Full strength
				Note - AIF2RXDAT is input only; this bit has no effect
				AIF2RXDAT pull-down control
5	AIF2RXDAT_PD	RW	0x1	0 = Disabled
				1 = Enabled
4	AIF2RXDAT IE	RW	0x1	AIF2RXDAT input enable 0 = Disabled
-т	/ 2100DA1_IL	1244	OX I	1 = Enabled
				AIF2TXDAT output enable
3	AIF2TXDAT_OE	RW	0x1	0 = Disabled (tri-state)
				1 = Enabled
2	AIF2TXDAT_DS	RW	0x1	AIF2TXDAT output drive strength 0 = Reduced strength
	AIFZIADAI_DO	IZ VV	UXI	1 = Reduced strength
				AIF2TXDAT pull-down control
1	AIF2TXDAT_PD	RW	0x1	0 = Disabled
				1 = Enabled



												1/0		CN	_				ΞR												
Ad	dress = 0xF000_0064																							Def	ault	valu	ue =	= 0x	FF7I	F_FF	-7F
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
ВІ	31 30 29 28 27 26 25 24 23 22 21 20 19 18 17																				DE	FIE SCF	LD	ION							
(NAME ACCESS VALUE AIF2TXDAT_IE RW 0x1														= Dis = En	sable able	ed ed				ut on	ly; th	nis b	it ha	s no	effe	ect				

Table 34 CCM_IOCTRL2 Register

CCM_IOCTRL3 - I/O CONTROL 3 REGISTER

				CM_IOCTRL3 DINTROL 3 REGISTER
Addres	ss = 0xF000_0068			Default value = 0x7777_7777
31 30	29 28 27 26 25 24 23	22 21 20	19 18	17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
BITS	FIELD NAME	S/W ACCESS	RESET VALUE	FIELD DESCRIPTION
31	Reserved		0x0	
30	AIF3BCLK_DS	RW	0x1	AIF3BCLK output drive strength 0 = Reduced strength 1 = Full strength
29	AIF3BCLK_PD	RW	0x1	AIF3BCLK pull-down control 0 = Disabled 1 = Enabled
28	AIF3BCLK_IE	RW	0x1	AIF3BCLK input enable 0 = Disabled 1 = Enabled Must be enabled in AIF3 Master or AIF3 Slave modes. (In AIF Master mode, this enables the BCLK as an input to the LRCLK generator.)
27	Reserved		0x0	
26	AIF3LRCLK_DS	RW	0x1	AIF3LRCLK output drive strength 0 = Reduced strength 1 = Full strength
25	AIF3LRCLK_PU	RW	0x1	AIF3LRCLK pull-up control 0 = Disabled 1 = Enabled
24	AIF3LRCLK_IE	RW	0x1	AIF3LRCLK input enable 0 = Disabled 1 = Enabled Must be enabled in AIF3 Master or AIF3 Slave modes. (In AIF Master mode, this enables the LRCLK as an input to the TXDAT generator.)
23	Reserved		0x0	
22	AIF3RXDAT_DS	RW	0x1	AIF3RXDAT drive strength 0 = Reduced strength 1 = Full strength Note - AIF3RXDAT is input only; this bit has no effect



												I/O C		_		RE			ΞR																
Addre	ss =	0xF	-000	0_0	068																				De	fau	ılt	va	lue	=	0x	777	7_	77	77
31 30	29	28	27	26	25	24	23	22	21	20) /	19 18	17	16	14	5 14	1	13	11	2 11	1 1	0	9	8	7	6		5	4	3		2	1		0
BITS	-0			FIEL					5/W		Д.	ESET	<u> </u>	1.0			<u>. T</u>	. •	L' <u>'</u>	_ '	'	<u> </u>	FIE			Ľ		_		ľ		_	Ľ		_
5119				NAM					S/VV CES	ss		'ALUE									ı	DES	FIE SCR		ION	ı									
													_	IF3F	RXE	DAT	pul	II-do	ow	n co															_
21		All	F3R	RXD.	AT_F	PD		F	RW			0x1	0	= D	isat	oled	•		-																
													1	= E	nab	led																			
																	inp	ut e	en	able															
20		Al	IF3F	RXD	AT_	ΙE		F	RW			0x1		= D																					
10			D		امما							00	1	= E	nab	lea																			
19			K	eser	vea							0x0	٨	IE3	- YP	ΔΤ.) I I f	nu i	+ d	rivo 1	etro	nat	th												
18		ДІ	F3T	'ער	AT_[าร		F	RW			0x1				iced				rive s	ວແຕ	nyl	u I												
.0		, vi		וט	٠٠ــ	- 0		'				J. 1				tren		-	9"	•															
	1												_				_		ow	n co	ntro	ol													
17		ΑI	F3T	XD	AT_F	PD		F	RW			0x1				oled																			
	<u> </u>												+-	= E																					
																AT i	np	ut e	ena	able															
16		A	IF3	ΓXD	AT_	ΙE		F	RW			0x1		= D																					
														= E ote			אע	ΑТ	is.	out	out	onl	v: th	is h	it ha	as n	ი 4	eff	ect						
15			Re	eser	ved							0x0		3.0	, 11	. 51.			.0	July	Jul	J. 11	y, ui	.0 5		11		J111	331						
												20	S	CLK	(2 0	utpu	ıt d	rive	e s	tren	gth														
14			SC	LK2	_DS			F	RW			0x1				iced																			
													1	= F	ull s	tren	gth	1																	
			_													ull-d	ow	n c	cor	ntrol															
13			SC	LK2	_PD			F	RW			0x1		= D																					
	1										_		+-	= E			٥-	اعد	_																
														CLK = D		nput oled	en	aDI	е																
12			SC	LK2	2_IE			F	RW			0x1		= E																					
											L						2 is	ou	ıtp	ut or	ıly;	this	s bit	has	no	effe	ect	t							
11			Re	eser	ved							0x0																							
					_	_						_								engt	th	_	_					_	_	_	_	_	_	_	_
10			SE)A2_	_DS			F	RW			0x1				iced			gth	1															
	1										_					tren			1	!															
9			SL	۵Δ(_PD			_	RW			0x1				II-do oled	wn	ı co	nt	ľOl															
			UL	,r\ <u>_</u>	ַי ט			「	. 7 7			υ λ Ι		– D																					
	1												_			out e	na	ble																	
8			SI	DA2	_IE			F	RW			0x1	0	= D	isat	oled		-																	
													1	= E	nab	led																			
7			Re	eser	ved							0x0																							
																rive			-																
6			SC	LK1	_DS			F	RW			0x1				iced stren			gth	1															
																	_		יוומ	t only	v: tl	าเร	bit h	as r	10 F	effec	et								
	1												_			ull-d					<i>,</i> ,			I	.5 0		-								
5			SC	LK1	_PD			F	RW			0x1			•	oled		. •																	
													1	= E	nab	led																			
																nput	en	abl	е																
4			SC	LK1	I_IE			F	RW			0x1				oled																			
	<u> </u>												1	= E	nab	ied																			



												1/			_	OC1		.3 ISTE	R												
Ad	dres	ss =	0xF	000_	_006	86																		De	faul	t va	alue	= 0	x777	77_7	777
31	30																14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
BI	TS	FIELD S/W RESET FIELD DESCRIPTION Reserved 0x0																													
3	}	NAME ACCESS VALUE DESCRIPTION																													
2				SDA	\1_[os			F	RW		0x	:1	0 =	= Re		ed s	trenç		ngth											
1				SDA	\1_F	PD			F	RW		0x	:1	0 =	= Dis	pull- sable able	ed	n co	ntro	I											
C)			SDA	A1_	ΙE			F	RW		0x	:1	0 =	= Dis	inpu sable able	ed	able													

Table 35 CCM_IOCTRL3 Register

CCM_IOCTRL4 - I/O CONTROL 4 REGISTER

				CCM_IOCTRL4 ONTROL 4 REGISTER												
Addres	ss = 0xF000_006C			Default value = 0x7777_7700												
31 30	29 28 27 26 25 24 23	22 21 20	19 18	17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0												
BITS	FIELD NAME	S/W ACCESS	RESET VALUE	FIELD DESCRIPTION												
31	Reserved		0x0													
30	SPISCLK_DS	RW	0x1	SPISCLK output drive strength 0 = Reduced strength 1 = Full strength												
29																
28	1 = Full strength SPISCLK pull-down control O = Disabled 1 = Enabled SPISCLK input enable															
27	Reserved	SPISCLK output drive strength 0 = Reduced strength 1 = Full strength SPISCLK pull-down control 0 = Disabled 1 = Enabled SPISCLK input enable SPISCLK input enable 0 = Disabled 1 = Enabled SPISCLK output drive strength														
26	SPIMOSI_DS	RW	0x1	SPIMOSI/GPIO18 output drive strength 0 = Reduced strength 1 = Full strength												
25	SPIMOSI_PD	RW	0x1	SPIMOSI/GPIO18 pull-down control 0 = Disabled 1 = Enabled												
24	SPIMOSI_IE	RW	0x1	SPIMOSI/GPIO18 input enable 0 = Disabled 1 = Enabled												
23	Reserved		0x0													
22	SPIMISO_DS	RW	0x1	SPIMISO/GPIO19 output drive strength 0 = Reduced strength 1 = Full strength												



												1/0			I_IC				ER													
Addres	ss =	0xF	=00	00_0	06	C																		De	faul	t va	alue	= 0	x7	777	_77	700
31 30	29	28	2	7 2	6	25	24	23	22	21	20	19	18	17	16	15	14	13	12	2 11	10	ć	8	7	6	5	4	3	2	2	1	0
BITS	FIELD S/W RESET FIELD DESCRIPTION SPIMISO RD SPIMISO RD PW OX1 0 = Disabled																															
21																																
20	SPIMISO_PD RW 0x1 0 = Disabled 1 = Enabled																															
19			F	Rese	rve	ed						0x	0																			
18			SI	PISS	S_E	os			F	RW		0x	:1	0 :	PISS = Re = Fu	duce	ed s	trer	•	t driv	e sti	ren	gth									
17			SI	PISS	6_F	PU			F	RW		0x	:1	0 :	PISS = Dis = En	able	ed	7 pu	ıll-u	p cor	ntrol											
16			S	PIS	S_	ΙE			F	RW		0x	:1	0 :	PISS = Dis = En	able	ed	7 in	put	enab	le											
15:0			F	Rese	rve	ed						0x7	700																			

Table 36 CCM_IOCTRL4 Register

CCM_IOCTRL5 - I/O CONTROL 5 REGISTER

				CM_IC				ER.												
Addres	ss = 0xF000_0070												Def	fault	val	ue	= 0x	7D7	7_7	777
31 30	29 28 27 26 25 24 23	22 21 20	19 18	17 16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
BITS	FIELD NAME	S/W ACCESS	RESET VALUE							DE	FIE SCR		ION							
31	Reserved		0x0																	
30	UARTRX_DS	RW	0x1	UARTF 0 = Re 1 = Ful	duce	d st	reng	•	ut di	rive	stren	gth								
29	UARTRX_PD	RW	0x1	UARTF 0 = Dis 1 = En	able	d)22	pull-	dow	n co	ntrol									
28	UARTRX_IE	RW	0x1	UARTF 0 = Dis 1 = En	able	d)22 i	inpu	t ena	able										
27	UARTTX_OE	RW	0x1	UART 0 = Dis 1 = En	able	d (tr			ut er	nable)									
26	UARTTX_DS	RW	0x1	UART 0 = Re 1 = Ful	duce	d st	reng		ut dr	ive s	stren	gth								



											1/0		CN	_			.5 ISTE	ER.												
Ad	dre	ss =	0xF	000_00	70																		De	faul	t val	ue	= 0x	7D7	7_7	777
31	30	29	28	27 26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	2 11	10	9	8	7	6	5	4	3	2	1	0
BI	TS		FIELD S/W RESET NAME ACCESS VALUE																	DE	FIE SCR		ION							
2	5		NAME ACCESS VALUE UARTTX_PD RW 0x0												TX/C sable able	ed)23 p	oull	l-dow	n co	ntrol									
2	4		l	JARTT:	0x	:1	0 =	= Dis	TX/G sable able	ed)23 i	npı	ut ena	able																
23	:0			Reserv	/ed						0x7	_																		

Table 37 CCM_IOCTRL5 Register

CCM_IOCTRL6 - I/O CONTROL 6 REGISTER

											1/0			I_IO ROL				ER	ł														
Addres	ss = (0xF0	0_00	074	ı																				Def	faul	tν	alue) =	= 0x	777	7_7	770
31 30	29	28 2	27 20	6 2	25	24	23	22	21	20	19	18	17	16	15	14	13	3 1	2 1	1	10	9	8		7	6	5	4		3	2	1	0
BITS			FIE					_	S/W CES		RES VAL			·							DE	-	RIP		ON								
31		TE	DEBU	G_(OE			F	RW		0x	0	0 =	EBU Disa Ena	able	d (tr				utpi	ut e	na	ble										
30		TC	DEBU	G_[DS			F	RW		0x	1	0 =	EBU Red	luce	d st	rei			utpi	ut d	riv	e st	en	gth								
29		TC	DEBU	G_F	PU			F	RW		0x	1	0 =	EBU Disa Ena	able	d	DE	BU	G pı	ıll-ı	up c	con	trol										
28		TI	DEBL	JG_	ΙE			F	RW		0x	1	0 =	EBU Disa Ena	able	d	DE	BU	G in	put	t en	ab	le										
27			Rese	rvec	t						0x	0																					
26		то	CDR	ST_	_DS	3		F	RW		0x	1	0 = 1 =	CDR Red Full te - T	uce stre	d st engt	rei h	ngtl	า		nly;	thi	s bi	: ha	ıs r	no e	ffe	ct					
25		то	CDR	ST_	_PL	J		F	RW		0x	1	0 =	CDR Disa Ena	able	d	l-u _l	рс	ontro	ol													
24		TC	OCDR	ST_	_IE			F	RW		0x	1	0 =	CDR Disa Ena	able	d .	ut	ena	ble														
23			Rese	rvec	b						0x	0																					



				CM_IOCTRL6 DITTOL 6 REGISTER
Addres	ss = 0xF000_0074			Default value = 0x7777_7770
31 30		22 21 20	19 18	17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
BITS	FIELD NAME	S/W ACCESS	RESET VALUE	FIELD DESCRIPTION
	NAME	ACCESS	VALUE	TCK drive strength
20	TOK DO	DW	04	0 = Reduced strength
22	TCK_DS	RW	0x1	1 = Full strength
				Note - TCK is input only; this bit has no effect
21	TCK_PU	RW	0x1	TCK pull-up control 0 = Disabled
	101(_10	1777	OX I	1 = Enabled
				TCK input enable
20	TCK_IE	RW	0x1	0 = Disabled
	_			1 = Enabled
19	Reserved		0x0	Note - TCK is always enabled for input; this bit has no effect
19	Neserveu		0.00	TMSDFT drive strength
40	THORET DO	DIA		0 = Reduced strength
18	TMSDFT_DS	RW	0x1	1 = Full strength
				Note - TMSDFT is input only; this bit has no effect
				TMSDFT pull-up control
17	TMSDFT_PU	RW	0x1	0 = Disabled
				1 = Enabled
				TMSDFT input enable 0 = Disabled
16	TMSDFT_IE	RW	0x1	1 = Enabled
				Note - TMSDFT is always enabled for input; this bit has no effect
15	Reserved		0x0	
				TDI drive strength
14	TDI_DS	RW	0x1	0 = Reduced strength
				1 = Full strength Note - TDI is input only; this bit has no effect
				TDI pull-up control
13	TDI_PU	RW	0x1	0 = Disabled
				1 = Enabled
				TDI input enable
12	TDI_IE	RW	0x1	0 = Disabled
				1 = Enabled Note - TDI is always enabled for input; this bit has no effect
11	Reserved		0x0	Total Total always chabled for input, this six has no check
	1,000.100		37.3	TRST drive strength
10	TDOT DO	RW	0x1	0 = Reduced strength
10	TRST_DS	17.00	UXI	1 = Full strength
				Note - TRST is input only; this bit has no effect
	TDOT DO	DW	0.4	TRST pull-down control
9	TRST_PD	RW	0x1	0 = Disabled 1 = Enabled
				TRST input enable
_	TDOT IF	DW	04	0 = Disabled
8	TRST_IE	RW	0x1	1 = Enabled
				Note - TRST is always enabled for input; this bit has no effect
7	Reserved		0x0	



													I/			_	IOC			ER	₹													
Α	dd	res	s =	0xF	00	0_00	74																			De	faul	lt va	lue	= ()x7	777	<u>_77</u>	770
31	3	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	6 15	14	13	1	2	1	10	9	8	7	6	5	4	3	:	2	1	0
В	IT	S		FIELD S/W RESET NAME ACCESS VALUE													•						DE		ELD	ION	l							
	6				TI	DO_E	os			F	RW		0>	α 1	0 :	= F	outp Reduction	ed s	tren		_	h												
	5				TI	DO_F	D			F	RW		0>	(1	0 :	= [pull- Disab Enabl	led	i coi	ntr	ol													
	4				Т	DO_I	E			F	RW		0>	1	0 = 1 =	= C = E	inpu Disab Enabl	led ed		out	onl	y; tl	his I	oit h	as n	o ef	fect							
3	3:0				R	eserv	ed						0>	(0	М	ust	t be s	et to	0x0	fo	or no	rm	al o	pera	tion									

Table 38 CCM_IOCTRL6 Register

CCM_IOCTRL7 - I/O CONTROL 7 REGISTER

				CM_IOCTRL7 DINTROL 7 REGISTER
Addres	ss = 0xF000_0078			Default value = 0x0707_0707
31 30	29 28 27 26 25 24 23	22 21 20	19 18	17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
BITS	FIELD NAME	S/W ACCESS	RESET VALUE	FIELD DESCRIPTION
31:29	Reserved		0x0	
28	GPIO8_OP_CFG	RW	0x0	GPIO8 output configuration 0 = CMOS 1 = Open Drain
27	GPIO8_PULL_DIR	RW	0x0	GPIO8 pull-up/pull-down select 0 = Pull-down 1 = Pull-up
26	GPIO8_DS	RW	0x1	GPIO8 output drive strength 0 = Reduced strength 1 = Full strength
25	GPIO8_PULL_ENA	RW	0x1	GPIO8 pull-up/pull-down enable 0 = Disabled 1 = Enabled
24	GPIO8_IE	RW	0x1	GPIO8 input enable 0 = Disabled 1 = Enabled
23:21	Reserved		0x0	
20	GPIO7_OP_CFG	RW	0x0	GPIO7 output configuration 0 = CMOS 1 = Open Drain
19	GPIO7_PULL_DIR	RW	0x0	GPIO7 pull-up/pull-down select 0 = Pull-down 1 = Pull-up



																	IOC																					
Δd	dres	ss =	ΟxF	=0	00_0	07	'R							I/O C	ONT	RC)L 7 I	REG	IS	TE	:R)ef	aul	t v	alu	Δ.	= 0:	(07)	17	07(07
				Т		Т		24	22	22	24		1	0 40	47	4.0	15	4.4	4	2	4	2 4	1.4	40		_	8											
31		29	28	4	27 26			24	23			20			17	10	15	14	1	3	1,	2 1	11	10		9		7		6	5	'	4	3	2	1		0
BI	rs				FIEL						S/W CES	2		ESET ALUE										DE		FIE) TIO	N									
					IVAII	"_				70	CLU	,,	٧,	ALUL	GI	PIC)7 ou	tnut	dri	ive		trer	natl			CIN	XIII-	110	14									
18	8			G	SPIO7	· [os			F	RW		(Ox1			Reduc						ıgı.															
						_											ull st			·																		
															GF	PIC)7 pu	II-up	/pı	ıll-	dc	own	er	abl	е													
1	7		GPI	Ю	7_PU	JLL	L_E	NA		F	RW		(Ox1	0 :	= D	isabl	ed																				
															+		nable																					
	_					_				_)7 inp		na	ble)																	
10	Ö			(GPIO7	_	ΙĿ			ŀ	RW		'	Ox1			isabl nable																					
15:	13			ı	Reser	\ <u>\</u>	hd							0x0	' '		парк	ŧu .																				
13.	13				10301	VC	u		DW					370	GI	PIC	06 ou	tout	CO	nfi	aı	ırat	ion															
1:	2		GF	2 (06_0	Р	CF	G		F	RW			0x0			MOS		00		9	iiut																
						•)pen		า																			
															GI	PIC)6 pu	II-up	/pı	ıll-	do	own	se	lect	t													
1	1		GΡ	IC	06_PL	JLI	L_C	Ν		F	RW		(0xC	0 :	= P	ull-do	own																				
															+		ull-up																					
	_			_		_				_)6 ou						ıgtl	า														
10	0			G	SPIO6		os			F	RW		(Ox1			Reduc			eng	gtr	1																
													-		+		ull sti 06 pu			ıll	do	מאמ	or	ahl	_													
9	,		GPI	IO	6_PU	JI I	F	NA		F	RW			Ox1)isabl		γpι	ali-	uc	70011	Ci	iabi	C													
																	nable																					
															GI	PIC	06 inp	ut e	na	ble)																	
8	3			(GPI06	3_l	ΙE			F	RW		(Ox1	0 :	= D	isabl	ed																				
															1 :	= E	nable	ed																				
7:	5			F	Reser	ve	ed						(0x0																								
١,			0.5	٠.,	05 0	_	0.5	-			2147		١.	20)5 ou		СО	nfi	gι	ırat	ion															
4	•		GF	-10	05_0	P_	_CF	·G		F	RW		l '	0x0			MOS pen		n																			
															_)5 pu			-اار	dr	าพท	Se	lect	t													
3	3		GP	IC)5 PL	JLI	LC	DIR		F	RW		(0x0			ull-do		۲۷	a11-1	-	, vv 1 1	30		•													
							_										ull-up																					
)5 ou	•					ıgtl	า														
2	2			G	SPIO5		os			F	RW		(Ox1			Reduc			eng	gth	1																
													-		_		ull st																					
			CD	ı	יב חי	, ,	_	NIA.		-	214			1 v1)5 pu		/pι	ıll-	do	own	er	abl	е													
1			GPI	ıU	5_PU	ıLL	E	AVI		1	RW		'	Ox1			isabl nable																					
															+)5 inp		na	ble	-																	
C)			(GPIO!	5_I	ΙE			F	RW		(0x1)isabl			~!	•																	
L				_		_											nable				_													_				

Table 39 CCM_IOCTRL7 Register

CCM_IOCTRL8 - I/O CONTROL 8 REGISTER



				CM_IOCTRL8
			I/O CC	ONTROL 8 REGISTER
Addres	ss = 0xF000_007C			Default value = 0x0F07_0700
31 30	29 28 27 26 25 24 23	22 21 20	19 18	17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
BITS	FIELD NAME	S/W ACCESS	RESET VALUE	FIELD DESCRIPTION
31:29	Reserved		0x0	
28	GPIO4_OP_CFG	RW	0x0	GPIO4 output configuration 0 = CMOS 1 = Open Drain
27	GPIO4_PULL_DIR	RW	0x1	GPIO4 pull-up/pull-down select 0 = Pull-down 1 = Pull-up
26	GPIO4_DS	RW	0x1	GPIO4 output drive strength 0 = Reduced strength 1 = Full strength
25	GPIO4_PULL_ENA	RW	0x1	GPIO4 pull-up/pull-down enable 0 = Disabled 1 = Enabled
24	GPIO4_IE	RW	0x1	GPIO4 input enable 0 = Disabled 1 = Enabled
23:14	Reserved		0x01C	
13	GPIO9_OE	RW	0x0	GPIO9 output enable 0 = Disabled (tri-state) 1 = Enabled
12	GPIO9_OP_CFG	RW	0x0	GPIO9 output configuration 0 = CMOS 1 = Open Drain
11	GPIO9_PULL_DIR	RW	0x0	GPIO9 pull-up/pull-down select 0 = Pull-down 1 = Pull-up
10	GPIO9_DS	RW	0x1	GPIO9 output drive strength 0 = Reduced strength 1 = Full strength
9	GPIO9_PULL_ENA	RW	0x1	GPIO9 pull-up/pull-down enable 0 = Disabled 1 = Enabled
8	GPIO9_IE	RW	0x1	GPIO9 input enable 0 = Disabled 1 = Enabled
7:0	Reserved		0x00	

Table 40 CCM_IOCTRL8 Register

CCM_IOCTRL9 - I/O CONTROL 9 REGISTER

For custom-programmed devices, the start-up (default) contents of this register are configured in the fuse memory, and can be set according to the application requirements.

It is recommended to configure the default value of this register only.

												1/0		CN	_			.9 ISTE	ER												
Ad	dre	ss =	0xF	000	_008	80																		De	faul	t va	lue	= 0>	(070	7_0	700
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
ВІ	TS				IEL[-			_	S/W CES		RES VAL									DE	FIE	LD								
31	:0			Re	serv	ed						0x07 _07																			

Table 41 CCM_IOCTRL9 Register

CCM_IOCTRL10 - I/O CONTROL 10 REGISTER

												I/C			M_IO				ER													
Addre	ss =	0:	xF0	00_0	08	4																		De	fa	ult v	alue	= 0	x(70	7_0	707
31 30	29	2	8 2	27 2	6	25	24	23	22	21	20	19	18	1	7 16	15	14	13	12	11	10	9	8	7	6	5 5	4	3		2	1	0
BITS				FIE NAI						S/W CES	s	RES			•						DE		ELD	ION				•				
31:29				Rese	rve	ed						0x	0																			
28		G	PIC	014_0	DP.	_CI	FG		F	RW		0x	0	(GPIC 0 = C 1 = C	MOS			nfigu	ıratio	on											
27		GF	PIO	14_F	UL	.L_[DIR		F	RW		0x	0	(GPIC 0 = P 1 = P	ull-do	wn .	o/pu	ıll-do	wn s	seled	ct										
26			G	PIO1	4_l	DS			F	RW.		0x	1	(GPIC 0 = R 1 = F	educ	ed s	tren		trenç	gth											
25	(GF	PIO	14_P	UL	L_E	ΞNΑ		F	RW		0x	1	(GPIC 0 = D 1 = E	isabl	ed .	o/pu	ıll-do	wn e	enab	le										
24			C	PIO′	4_	ĮE			F	RW		0x	1	(GPIC 0 = D 1 = E	isabl	ed	ena	ble													
23:21				Rese	rve	ed						0x	0																			
20		G	PIC	013_0	OP.	_CI	FG		F	RW		0x	0	(GPIC 0 = C 1 = C	MOS			nfigu	ıratio	n											
19		GI	PIO	13_F	UL	.L_I	DIR		F	RW		0x	0	(GPIC 0 = P 1 = P	ull-do	wn .	o/pu	ıll-do	own s	seled	ct										
18			G	PIO1	3_I	DS			F	RW		0x	1	(GPIC 0 = R 1 = F	educ	ed s	tren		trenç	gth											

														_	IOC ⁻ OL 10				FR	•														
Addres	ss =	ΛyF	-000	00	84							/O C	JIVI	N	JL 10	KE	31	31)e	faul	t v	alue	, =	= Ox	0707	, U.	707
				T		0.4	00	00	0.4			10	4-7	١,	0 45		Ī	40	١.,		L	_	_	T,										
31 30	29	28		26		24	23			20		9 18	17	1	6 15	14		13	12	2 11	1	0	9	8		7	6	5	4	'	3	2	1	0
BITS				IELI					S/W			SET									_			ELI										
			r	MAI	<u> </u>			AC	CES	5	VA	ALUE	+	DI	040			<i>1</i>	11 -	1				KIP	TIC	N								
17		3PI) 13	PU	11	ENA		F	RW		۱ ()x1			O13 p Disab		ıp,	/pu	II-C	iown	en	abi	е											
		J	0.0			,		·			•	,,,,	-		Enabl																			
													GI	PΙ	O13 ii	nput	e	nat	ole															
16			GΡ	1013	J_IE			F	RW		()x1			Disab																			
													1 :	= [Enabl	ed																		
15:13			Re	eserv	/ed						(0x0							-															
12		GD	I O 1	2 0	D (EC			RW		١,	0x0			O12 c		ıt	cor	ntig	jurat	ion													
12		GF	101	2_0	- _C	,FG		Г	\vV		'	JXU	-		Open		n																	
													_		O12 p			/pu	II-c	lown	se	lec	t											
11		GPI	012	PL	JLL_	DIR		F	RW		(0x0			Pull-d			•																
													_		Pull-u																			
						_		_							O12 c						gth	1												
10			GPI	O12 _.	_DS	5		F	RW		()x1			Reduc Full st				gth	l														
															O12 p				II-c	lown	en	ahl	e											
9	(GPI) 12	PU	LL	ENA		F	RW		()x1			Disab		Ψ,	γpu			0	ч .	Ŭ											
				_									1:	= [Enabl	ed																		
															O12 iı		e	nab	ole															
8			GP	1012	2_IE			F	RW		()x1			Disab																			
7:5			De	eserv	rod.							0x0	1 :	= 1	Enabl	ea																		
7.5			I/C	SCIV	eu)XU	G	PΙ	O11 c	utni	ıt i	cor	ofic	urat	ion													
4		GP	101	1_0	РC	FG		F	RW		(0x0			CMOS			COI	mg	jurat	1011													
													1 :	= (Open	Drai	n																	
			_												O11 p		ıp,	/pu	II-c	lown	se	lec	t	_	_	_	_		_	_	_		_	
3		GPI	011	_PU	JLL_	DIR		F	RW		(0x0			Pull-d																			
													+		Pull-u		.+	dri		otror	ath													
2			GPI	011	פת	3		F	RW		()x1			O11 c Reduc						igth	l												
_			J, 1	J 1 1	_50	•		'			`				Full st			,	J"	•														
															011 p				II-c	lown	en	abl	е											
1	(GPI(D11	_PU	LL_	ENA		F	RW		()x1			Disab																			
													+		Enabl																			
0			GP.	1011	=			_	RW		,	0x1			O11 iı Disab		eı	nat	ole															
			G٢	1011	_1				. v v		')			Disab Enabl																			
	1										<u> </u>		<u> </u>	_ '		- u																		

Table 42 CCM_IOCTRL10 Register

CCM_IOCTRL11 - I/O CONTROL 11 REGISTER

				CM_IOCTRL11 NTROL 11 REGISTER
Addres	ss = 0xF000_0088			Default value = 0x0F07_0700
31 30	29 28 27 26 25 24 23	22 21 20	19 18	17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
BITS	FIELD NAME	S/W ACCESS	RESET VALUE	FIELD DESCRIPTION
31:29	Reserved		0x0	
28	GPIO10_OP_CFG	RW	0x0	GPIO10 output configuration 0 = CMOS 1 = Open Drain
27	GPIO10_PULL_DIR	RW	0x1	GPIO10 pull-up/pull-down select 0 = Pull-down 1 = Pull-up
26	GPIO10_DS	RW	0x1	GPIO10 output drive strength 0 = Reduced strength 1 = Full strength
25	GPIO10_PULL_ENA	RW	0x1	GPIO10 pull-up/pull-down enable 0 = Disabled 1 = Enabled
24	GPIO10_IE	RW	0x1	GPIO10 input enable 0 = Disabled 1 = Enabled
23:0	Reserved		0x07_ 0700	

Table 43 CCM_IOCTRL11 Register

WM0011 Production Data

TIMER (TMR) MODULES

TIMER 1 - BASE ADDRESS 0xF001_0000

TIMER 2 - BASE ADDRESS 0xF001_0020

TIMER 3 - BASE ADDRESS 0xF001_0040

TIMER DESCRIPTION

The WM0011 provides three timers, which count up from 0, or count down from TMR_MAX_CNT. The counters are enabled using the TMR_ENA bit, and count direction is selected using the TMR_DIR bit (see Table 49).

The number of APBCLK clock cycles per count is determined by the TMR_PRESCALE register. When TMR_PRESCALE = 00h, the module will count at the APBCLK clock rate.

The TMR_MODE bit enables a selectable external trigger to be used to start the timer count. The TMC_INC bit configures the external trigger either as a 'start' trigger or as an alternate 'clock' signal. When TMR_MODE=1 and TMR_INC=0, the count rate is controlled only by the external trigger (ie. not by APBCLK).

The TMR_1SHOT bit selects whether the Timer automatically re-starts after the 'end of count' condition has been reached.

Note that the timer clock enable bit (TMR_CLK_ENA) is on the CCM_CLK_ENA register, and the timer reset bit (TMR_SOFTRST_N) is in the CCM_SOFTRST register. Note that these signals are common to all three Timer (TMR) modules.





Figure 23 Timer (TMR) Modules Block Diagram



TIMER INTERRUPTS

The Timer module can generate an interrupt when the 'end of count' condition occurs.

The Timer module interrupt control registers are illustrated in Figure 24.



The interrupt control functions are replicated for each of the 3 Timer modules.

Figure 24 Timer Interrupts

TIMER REGISTER MAP

The register map of the Timer module is illustrated in Table 44.

ADDRESS	REGISTER	DESCRIPTION	RESET VALUE
Base + 0x00	TMR_PRESCALE	Timer Prescale	0x0000_0000
Base + 0x04	TMR_MAX_CNT	Timer Maximum Count	0x0000_00FF
Base + 0x0C	TMR_CUR_CNT	Timer Current Count	0x0000_0000
Base + 0x10	TMR_CTRL	Timer Control	0x0000_0000
Base + 0x14	TMR_INT_STATUS	Timer Interrupt Status	0x0000_0000

Table 44 Timer Register Definition

TMR_PRESCALE - TIMER PRESCALE REGISTER

												TIN	TN IER	_	PR SC					R											
Ad	dres	ss =	0xF	001 001 001	_00	20 (Time	er 2)																De	efau	It va	lue	= 0	k000	0_0	0000
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	2 11	1 10	9	8	7	6	5	4	3	2	1	0
BITS FIELD S/W RESET FIELD DESCRIPTION																															
31	:8			Res	serv	ed						0x0 000	_																		
7:	0		TM	R_P	RES	SCA	LE		F	RW		0x(00	Th ac TM Nc co	cord IR cote the	esca ling to ount nat, v	aler to th t free whe only	is us e fol quer n TN by t	llow ncy //R_ the	ving = [A _MC exte	a divi calci APBC DDE= ernal	ulation LK] 1 ar trigg	on: / (Ti nd Ti jer (i	MR_ MR_ e. no	PRE INC ot by	ESC/ =0, t	ALE the c	+ 1)			

Table 45 TMR_PRESCALE Register



WM0011

TMR_MAX_CNT - TIMER MAXIMUM COUNT REGISTER

											TIM	ИER		MR XIM	_	-		NT REG	SIST	ΓER											
Ad	ldres	dress = 0xF001_0004 (Timer 1) dress = 0xF001_0024 (Timer 2) dress = 0xF001_0044 (Timer 3)																						De	faul	t val	ue	= 0>	(000	0_0	0FF
31	30 29 28 27 26 25 24 23 22 21 20 19 18 17 16														16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
ВІ	TS	S FIELD S/W RESET ACCESS VALUE																			DE		ELD								
31	:24			Re	serv	ed						0x0	00																		
23	3:0		ΤM	1R_1	мах	_CN	١T		F	RW		0x(_00		Th co TN	nfigu /IR_I	gistoured MAX	er in as a	dica an u NT v	p co alue	unte	maxi er, th nen on	e co confi	unte gure	er wi	ll inc	rem lowr	ent f	from	0 to)	en

Table 46 TMR_MAX_CNT Register

TMR_CUR_CNT - TIMER CURRENT COUNT REGISTER

											TII	MER		MR RRE	_	_			SIST	ΓER											
Ad	dres																							De	faul	t va	lue	= 0>	(000	0_0	000
31	30	ess = 0xF001_004C (Timer 3) 0 29 28 27 26 25 24 23 22 21 20 19 18 17														15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
BI	TS				IELI AMI	_				S/W CES		RES VAL									DE		ELD	ION							
31:	24			Res	serv	ed						0x0	00																		
23	0:		TM	IR_C	CUR	CN	1T		F	RO		0x0 _00		Th	e va	lue	of th	Cour ie cu ne Al	rren	nt co	unte		nis v	alue	rep	rese	nts	the v	alue	of t	he

Table 47 TMR_CUR_CNT Register

TMR_CTRL - TIMER CONTROL REGISTER

This Timer Control register provides control of the timing function.

When using the down-counter (TMR_DIR = 1), it is important to set the register bits in the sequence described in Table 48 in order to guarantee correct operation:

The counter value (TMR_CUR_CNT described in Table 47) must be set to a non-zero value before asserting the timer interrupt bit (TMR_INT_ENA). If TMR_CUR_CNT = 0 at the point that TMR_INT_ENA is asserted, an interrupt event will be generated immediately as the interrupt detection logic interprets the zero value as 'end of down-count sequence'. The correct sequence of events is summarised below in Table 48:

STEP	REGISTER SETTINGS	DESCRIPTION
	TMR_DIR = 1	Set the timer direction to 'down'
Step 1	TMR_ENA = 0	Disable the counter, and load the initial count value into TMR_CUR_CNT
Step 2	TMR_INT_ENA = 1	Enable the timer interrupt. Note that, as TMR_CUR_CNT has already been set to a non-zero value in Step 1, an interrupt event will not be generated immediately.
Step 3	TMR_ENA = 1	Enable the counter and start counting.

Table 48 Setting the Downtimer

			TIMER	TMR_			SISTI	ER														
Addres	ss = 0xF001_0010 (Timer 1 ss = 0xF001_0030 (Timer 2 ss = 0xF001_0050 (Timer 3	,)											D	efau	ılt	val	ue	= 0	x0(000_	_00	00
31 30	29 28 27 26 25 24 23	22 21 20	19 18	17 16	15	14	13	12	11	10	9	8	7	6		5	4	3	2	2 1		0
BITS	FIELD NAME	S/W ACCESS	RESET VALUE							DE		ELE RIP	TIO	N						I		
31:7	Reserved 0x000_ 0000 Timer Enable TMR_ENA RW 0x0 0 = Count disabled and initial count reloaded 1 = Count enabled																					
6	Reserved 0000 Timer Enable																					
5	TMR_INC	RW	0x0	_	alid v ner ir al trig ner s al trig PRES	where ger tarts ger SCA	n TM men : s inci : (Cc LE r gger	IR_I ts b remount regis	MOE y on entir rate ster.)	e cong one is s	unt n th et b usir	e fii by A	rst ri .PB(he T	sing CLK	sią an	gna d tl	al ed he	lge (of t	he		
4	TMR_MODE	RW	0x0	Timer 0 = Tin 1 = Tin signal	ner s ner b	tarts eha	s cou	r is	cont	rolle	d u	sing	j TM	IR_I). A	ın ex	xterr	nal	trig	ger	
3	Reserved		0x0																			
2	TMR_1SHOT	RW	0x0	Timer of the condition	able on is	d (T rea	imer	aut d).	oma	atica	•											d).



WM0011 Production Data

											TII	MER			_CT			ER												
Addre Addre Addre	ss =	0xF	001	_00	30 (Time	r 2))															De	faul	lt v	/alue	= 0	x00	00_	0000
31 30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	5 4	3	2	1	0
BITS		9 28 27 26 25 24 23 22 21 20 19 18 17 2 FIELD S/W RESET VALUE Tim																		DE	FIEI SCRI		ION							
1			ТМІ	R_D	IR			F	RW		0x	:0	0 = 1 = WI	= C = C hen		Up Dow to 1,	n the	cour								R_CUI up fro	_		(se	e
0		ΤN	/IR_I	INT_	_EN	A		F	RW		0×	:0	0 = 1 = WI of	= D = Ei hen cou	ınt' c	ed ed this ondi	bit a tion i	low s re	ach	ed. V	Vhen	set	to (0, ne	eith	t ever ner the	Э		the	'end

Table 49 TMR_CTRL Register

TMR_INT_STATUS - TIMER INTERRUPT STATUS REGISTER

											TIMI			_		_		TUS S RE		STEI	₹										
Ad	dre	dress = 0xF001_0014 (Timer 1) dress = 0xF001_0034 (Timer 2) dress = 0xF001_0054 (Timer 3)																						De	faul	t va	lue	= 02	k000	0_0	000
31	30 29 28 27 26 25 24 23 22 21 20 19 18 17 10														16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
BI	30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 TS																				DE		ELD	ION							
31	:1			Re	serv	ed					(00x0 000	_																		
()		TI	MR_	INT_	_ST	S		R/\	W1C	;	0x	:0	0 = 1 =	= Tin	ner I ner I	nter nter	rupts	is d		serte										

Table 50 TMR_INT_STATUS Register



WM0011 Production Data

I²C INTERFACE MODULE

BASE ADDRESS 0xF002_0000

I2C FEATURES

The I²C Controller Module is an APB peripheral with two independent I²C buses. These are configured as one master and one slave. Note that the external pins are multiplexed such that only one of the I²C Master, the I²C slave, or the UART can be configured at any one time.

The following I²C specification features are supported by the I²C Controller Module.

I²C Master:

- Normal (100kHz) and Fast Mode (400kHz and 1MHz) operation
- · Both Single and Multi-master

I²C Slave:

- Normal (100kHz) and Fast Mode (400kHz and 1MHz) operation
- Clock Stretching

I2C TRANSFERS

The I²C Controller supports Read and Write functions on the Master and Slave interfaces.

Typical protocols for these transfers are described in Figure 25 through to Figure 29. Note that only a high-level description is provided here; further details of each of the I2C control registers are provided later in this section.

Note that, in a typical implementation, the Master and Slave devices should both have prior knowledge of the number of bytes to be transferred. This is especially relevant to the Slave device in I^2C Read operations, as the Slave must provide the required number of data bytes as expected by the Master

A typical protocol for an I²C Master Write is illustrated and summarised in Figure 25.





Figure 25 I2C Master Write





A typical protocol for an I²C Master Read is illustrated and summarised in Figure 26.

Figure 26 I2C Master Read

A typical protocol for an I²C Master Write, followed by Master Read is illustrated in Figure 27. Note that this transfer makes use of the "Repeated START Condition" before the Master Read.

Wait for I2C Interrupt, then read I2C_STATUS

Repeat until MSTR_XFER_DONE=1

The implementation of this transfer is as described above for the Write and Read actions, except for setting XFER_TERM=0 for the I^2C Write - this configuration selects the "Rpt START" at the end of the I^2C Write.




Figure 27 I2C Master Write & Read

A typical protocol for an I²C Slave Write is illustrated and summarised in Figure 28.

Note that the 'I²C Write' transfer describes a data transfer from the Master to the Slave. Accordingly, this transfer relates to Received (RX) data in the Slave module.




Figure 28 I2C Slave Write

A typical protocol for an I²C Slave Read is illustrated and summarised in Figure 29.

Note that the '1²C Read' transfer describes a data transfer from the Slave to the Master. Accordingly, this transfer relates to Transmit (TX) data in the Slave module.




Figure 29 I2C Slave Read

I2C INTERRUPTS

The I2C module can generate an interrupt when any of the conditions described in the I2C_STATUS register occurs. The interrupt conditions provide status indications of the I2C bus transactions.

The I2C interrupt control registers are illustrated in Figure 30.




Figure 30 I2C Interrupts



12C REGISTER MAP

The register map of the I2C module is illustrated in Table 51.

ADDRESS	REGISTER	DESCRIPTION	RESET VALUE
Base + 0x00	I2C_CFG	I2C Configuration	0x0000_0020
Base + 0x04	I2C_STATUS	I2C Status	0x0000_0000
Base + 0x08	I2C_INT_CTRL	I2C Interrupt Control	0x0000_0000
Base + 0x30	I2C_MCTRL	I2C Master Access Control	0x0000_0000
Base + 0x34	I2C_MRXDATA	I2C Master Receive Data	0x0000_0000
Base + 0x38	I2C_MTXDATA	I2C Master Transmit Data	0x0000_0000
Base + 0x40	I2C_BAUD	I2C Baud Rate	0x01EC_01EC
Base + 0x70	I2C_SRXDATA	I2C Slave Receive Data	0x0000_0000
Base + 0x74	I2C_STXDATA	I2C Slave Transmit Data	0x0000_0000
Base + 0x78	I2C_SLV_ADDR	I2C Slave Address	0x0000_0000

Table 51 I2C Register Definition



I2C_CFG - I²C CONFIGURATION REGISTER

A pulse filter is provided to remove spikes on the I^2C bus input signal. The operation of the pulse filter is dependent on the frequency of the main controller clock (APBCLK), with wider pulses being filtered out on slower running clocks. Pulses shorter than 50ns are always filtered, in accordance with I^2C standards. Pulses shorter than the minimum SCLK High Pulse-Width (identified as t_2 in Figure 6) are always filtered.

Note that, when setting the I2C baud rate (see Table 59), the I2C_BAUD register must take account of the Pulse Filter selection.

The 1^2C controller has two independent buses; these are enabled using the MSTR_ENA and SLV_ENA fields, as described in Table 52.

The external pins are multiplexed such that only one of the l^2C Master, the l^2C slave, or the UART can be configured at any one time. (The applicable function is selected using the PORT2_SEL field in the CCM_CONTROL register - see Table 16). The MSTR_ENA and SLV_ENA fields should be set consistent with the PORT2_SEL selection.

Note that the I²C clock enabling bit I2C_CLK_ENA is on the CCM_CLK_ENA register (see Table 23).

											12C (CON		2C_ URA			EGIS	STE	R											
Addre	ess =	0xF	002	_000	00																		De	faul	t va	lue	= 02	c 000	0_0	020
31 30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
BITS	NAME ACCESS VALUE DESCRIPTION Ox00_																													
31:6	.6 Reserved 0x00_ 0000 Pulse filter select																													
5	31:6 Reserved 0x00_ 5 PULSE_FILTER_DSBL RW 0x1 Pulse filter select 0 = Pulse filter enabled 1 = Pulse filter disabled																													
4			Res	serv	ed						0x	(0																		
3:2		ı	MST	R_E	ΞNΑ			F	RW		0x	(Ο	00 01 10	= D = R = R = E	isab eser eser	led ved ved		ble												
1:0			SL\	/_E1	NA			F	RW		0×	κO	00 01 10	sla = D = E = R = R	isab nabl eser	led ed ved	enab	le												

Table 52 I2C_CFG Register

I2C_STATUS - I2C STATUS REGISTER

The active bits in this register indicate the status of most I^2C operations. All bits are cleared on read unless otherwise stated. Note that this register must be cleared (by reading) after every I^2C transfer; subsequent I^2C transfers will be inhibited if this register is not clear.

The I2C_STATUS register provides a status indication for each data byte transmitted or received via the relevant TX/RX register. Additional status bits indicate when the full I2C transfer is complete. Interrupt flags, corresponding to each of these conditions, can be enabled using the control fields in the I2C_INT_CTRL register (see Table 54).

On the Slave I2C interface, the SLV_ADDR_MATCH field indicates receipt of a Device Address that matches the 7-bit SLV_ADDR (see Table 63).

On the Master I2C interface, the Device Address contained in the MSTR_ADDR field (see Table 56) is transmitted at the start of an I2C transfer. The MSTR_ACC_CTRL_EMP field indicates that the Device Address has been transmitted.

On the Master I2C interface, the remote (Slave) device must acknowledge each byte received. (This includes the receipt of the Device Address for Read or Write operations.) The received ACK/NACK status is contained in the MSTR_ADDR_ACK and MSTR_DAT_ACK bits.

														_	STA ⁻			R													
Addre	ss =	0xF	002	_000	04																		De	fau	lt	value	=	0x	000	0_0	000
31 30	29	28	27	26	25	24	23	22	21	20	19	18	17	7 16	15	14	13	12	11	10	9	8	7	6		5 4	3	3	2	1	0
BITS				ELC					S/W		RES											IELD								-	
5.10				AME	-			_	CES	s	VAL									DE		CRIP		l							
31:25			Res	serv	ed						0x0	00																			
24		SLV _.	_XF	ER_	_DO	NE		F	RC		0x	0	0	This clear 0 = 12 1 = 12	oit is ed wh 2C tra 2C tra	set c ien t nsfe nsfe	on so the re er no	ucce regis ot cor omple	ssfu ter is mple ete	l cor s rea ete	mpl ad.	letion	of a	Sla	ve	e trans	fer	. Т	his t	oit is	6
23:19	SLV_XFER_DONE RC 0x0 0 = I2C transfer not complete 1 = I2C transfer complete Only valid when I2C Slave is enabled. Reserved 0x00 Slave Receive Data Register full. This bit is asserted when the Slave Receive Data Register																														
18	0 = I2C transfer not complete 1 = I2C transfer complete Only valid when I2C Slave is enabled. 19 Reserved Slave Receive Data Register full. This bit is asserted when the Slave Receive Data Register I2C_SRXDATA (see Table 60) has been filled with data from the I ² C bus. This bit is cleared when the register is read. 0 = No new I2C data received since last status register read 1 = I2C_SRXDATA has new data since last status register read Only valid when I2C Slave is enabled. Slave Transmit Data Register empty. This bit is asserted when the Slave Transmit Data Register I2C_STXDATA (see Table 61) has been emptied by the I ² C controlle																														
17		SLV_	_TX	_EM	ИРТІ	IED		F	RC		0x	0	I f r	This 2C_: for transled read. 0 = N 1 = 2	oit is STXD ansmi	ATA SSIO V 120	erted A (se n or C da ATA	d where Tand the	en thable I ² C ansr	ne SI 61) bus. mitte	has has Th	e Tra s bee his bi since last s	n en t is c last	nptie lear stati	ed ec	by the	e I ² n th	C o	egis		
16	Ş	SLV_	ADI	DR_	MA ⁻	ТСН		F	RC		0×	0	t	Slave This the S 0 = n 1 = m	Add	ress set o DDF ch dete	Ma on so R fie	tch s ucce eld. T	statu ssfu his	s I rec oit is	eip	ot of a				ddres: regis					nes
15:12			Res	serv	ed						0x	0																			



I2C STATUS I2C STATUS REGISTER Address = 0xF002 0004 Default value = 0x0000 0000 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 | 14 | 13 12 10 9 8 6 5 3 2 1 0 BITS **FIELD** S/W RESET **FIELD** NAME **ACCESS VALUE DESCRIPTION** Master data ACK or NACK status 0 = ACK response received RC 0x0 11 MSTR_DAT_ACK 1 = ACK not received to Master Data byte Only valid when I2C Master is enabled. Master arbitration error status 0 = No errorRC 10 0x0 MSTR_LOST_ARB 1 = Master lost arbitration Only valid when I2C Master is enabled. Master address ACK or NACK status 0 = ACK response received 9 MSTR ADDR ACK RC 0x0 1 = ACK not received to Master Device Address Only valid when I2C Master is enabled. Master transfer transmission status This bit is set on successful transmission of a STOP condition, or by loss of arbitration where the current master lost the arbitration. Note that this bit is not set on transmission of a Repeated START condition. RC 0x0 8 MSTR XFER DONE This bit is cleared when the register is read. 0 = I2C transfer not complete 1 = I2C transfer complete Only valid when I2C Master is enabled. 7:3 Reserved 0x0 Master Receive Data Register full. This bit is asserted when the Master Receive Data Register I2C_MRXDATA (see Table 57) has been filled with data from the I²C bus. This bit is cleared when the register is read. 2 MSTR RX FILLED RC 0x0 0 = No new I2C data received since last status register read 1 = I2C MRXDATA has new data since last status register read Only valid when I2C Master is enabled. Master Access Control Register cleared. This bit is asserted when the I2C MCTRL register is cleared (following final ACK/NACK of the I2C transfer). This bit is cleared when the register is read. MSTR_ACC_CTRL_EM 1 RC 0x0 0 = Master Access Control Register (I2C_MCTRL) not cleared since last status register read 1 = Master Access Control Register (I2C_MCTRL) cleared since last status register read Only valid when I2C Master is enabled. Master Transmit Data Register empty. This bit is asserted when the Master Transmit Data Register I2C_MTXDATA (see Table 58) has been emptied by the I²C controller, for transmission on the I²C bus. This bit is cleared when the register is 0 MSTR_TX_EMPTIED RC 0x0 0 = No new I2C data transmitted since last status register read 1 = I2C_MTXDATA emptied since last status register read Only valid when I2C Master is enabled.

Table 53 I2C_STATUS Register



I2C_INT_CTRL - I²C INTERRUPT CONTROL REGISTER

There are eight I^2C Controller interrupts which can be enabled or disabled with the bits on this $I2C_INT_CTRL$ register.

Note that bits [11:9] of the I2C Status register (I2C_STATUS) will always generate an I2C Interrupt; there are no enable control bits corresponding to these signals.

											120	CINT			C_IN	_			REGIS	STE	R													
Addres	ss =	0)	κF(002	_00	08																			De	efa	ult	val	lue	= 0	x0	000	_0	000
31 30	29	28	8	27	26	25	24	23	22	21	20	19	18	1	7 16	15	14	1	3 12	1	1 1	0	9	8	7	6	6	5	4	3	2	2	1	0
BITS					ELI					S/W CES	s	RES VAL			•	ı						DE:	FIE SCR			ı								
31:25				Res	serv	ed						0x0	00																					
24	SL	.V_	_XF		L_D(ENA	ONE	<u> </u>	NT_	F	RW		0x	:0	(Slave 0 = d 1 = e	sable	ed	. C	ompl	ete	inte	erru	pt e	nab	le									
23:19	19 Reserved 0x00 Slave Receive Data Register Full interrupt enable SLV_RX_FILLED_INT_E DW 0x0 0 = disabled																																	
18	9 Reserved 0x00 SLV_RX_FILLED_INT_E NA 0x0 Slave Receive Data Register Full interrupt enable 0 = disabled 1 = enabled SLV_TX_EMPTIED_INT RW 0x0 0 = disabled 0																																	
17	9 Reserved 0x00 SLV_RX_FILLED_INT_E NA 0x0 Slave Receive Data Register Full interrupt enable 0 = disabled 1 = enabled SLV_TX_EMPTIED_INT Slave Transmit Data Register Empty interrupt enable																																	
16	SL	_V_	_AI		R_N _EN	IAT(A	CH_	_IN	F	RW		0x	:0	(Slave 0 = d 1 = e	sable	ed	М	atch	inte	errup	ot e	enab	le										
15:9				Res	serv	ed						0x0	00																					
8	MS	ST	R_		ER_ EN	DOI A	NE.	_IN	F	RW		0x	:0	(Mast 0 = d 1 = e	sable	ed	er (Comp	olete	e int	terr	upt	ena	ble									
7:3				Res	serv	ed						0x0	00																					
2	M	ST	R_		_FII ENA	LLEI A	D_I	NT	F	RW		0x	:0	(Masto 0 = d 1 = e	sable	ed	e I	Data	Reg	giste	er F	ull ii	nter	rupt	eı	nabl	е						
1	M	ST				CTR ENA		ΞM	F	RW		0×	:0	(Mast 0 = d 1 = e	sable	ed	S C	ontro	l Re	egis	ter	Em	pty	inte	rru	pt e	na	ble					
0	MS	STI	R_		_EM	IPTI A	ED.	_IN	F	RW		0×	:0	(Mast 0 = d 1 = e	sable	ed	nit	Data	Re	gist	er I	Emp	ty ir	nterr	rup	t er	nab	ole					

Table 54 I2C_INT_CTRL Register

I2C_MCTRL - I²C MASTER ACCESS CONTROL REGISTER

The Master Access Control Register configures the I2C Master module for Read or Write operations, and is used to initiate an I²C Master transfer.

Writing to the I2C_MCTRL register initiates an I2C Master transfer. The MODULE_BUSY bit indicates that the I^2C transfer has been correctly configured, and that the I^2C controller will initiate the transfer. Note that the I2C_STATUS register must be cleared (by reading) before initiating an I2C Master transfer.

XFER_TYPE determines whether the I^2C action to be performed is a read or a write. XFER_TERM specifies whether a STOP Condition should be issued at the end of the current transfer.



The I²C address of the target Slave device is held in the MSTR_ADDR register. (This identifies the remote device that the I2C transfer is intended for.)

Note that MSTR_ADDR is the 7-bit Device Address, and does not include the Read/Write bit. The equivalent 8-bit Device Address comprises the 7 bits of MSTR_ADDR, and the R/W bit in the LSB position. This is illustrated by an example in Table 55.

I ² C ACTION	MSTR_ADDR	8-BIT DEVICE ADDRESS
Write	0:20 (has) 044 4000 (hinam)	0x70 (hex), 0111 0000 (binary)
Read	0x38 (hex), 011 1000 (binary)	0x71 (hex), 0111 0001 (binary)

Table 55 Illustration of 7-bit MSTR_ADDR compared with 8-bit Device Address

The I2C_MCTRL register is cleared (to default) after the final ACK/NACK of the I²C Master transfer. The MSTR_ACC_CTRL_EMP bit in the I2C_STATUS register (see Table 53) indicates when the I2C_MCTRL register has been cleared. A corresponding interrupt can also be enabled if required.

The I2C_MCTRL register will be cleared (and the MSTR_ACC_CTRL_EMP bit set) as described above. Note that the MSTR_XFER_DONE bit, indicating completion of the I²C Master transfer, will be set at approximately the same time if XFER_TERM=1. The MSTR_XFER_DONE bit will not be set if XFER_TERM=0 for the current transfer.

		I2C M		I2C_MCTRL
Addre	ss = 0xF002_0030	120 11	AOTENA	Default value = 0x0000_000
31 30	29 28 27 26 25 24 23	22 21 20	19 18	17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
BITS	FIELD NAME	S/W ACCESS	RESET VALUE	FIELD DESCRIPTION
31:14	Reserved		0x0_ 0000	
13	MODULE_BUSY	RO	0x0	This bit is asserted on any write to the I2C_MCTRL register, and indicates that the hardware is initiating an I2C Master transfer 0 = Register cleared (following final ACK/NACK of the I2C transfer) 1 = Module busy (I2C transfer initiated) Note that this bit is read only
12	Reserved		0x0	
11	XFER_TYPE	RW	0x0	Selects Read or Write for I2C Master transfer 0 = Write 1 = Read
10	XFER_TERM	RW	0x0	Transfer termination Selects a STOP Condition at the end of the current transfer 0 = No STOP Condition. (Next transfer uses a Repeated START.) 1 = STOP Condition issued at end of current transfer
9:7	Reserved		0x0	
6:0	MSTR_ADDR	RW	0x00	This is the 7 bit I ² C address of the target Slave device, identifying the remote device that the I2C transfer is intended for. (Note this does not include the R/W bit.)

Table 56 I2C_MCTRL Register



12C MRXDATA - I²C MASTER RECEIVE DATA REGISTER

The Master Receive Data Register (I2C_MRXDATA) holds the byte of data received (MRXDATA) in the I^2 C Master Read operation.

The MRXDATA_FLAG bit indicates when a new byte of data has been successfully received. This bit is cleared when the register is read.

Note that the MSTR_RX_FILLED bit in the I2C_STATUS register (see Table 53) also indicates when new data has been received. The associated interrupt may also be enabled.

Each received data byte must be acknowledged by the I²C Master module, using the ACK/NACK response. The response is configured by writing to the I2C_MTXDATA register (see Table 58), setting the LAST_BYTE_FLAG bit to 0 or 1 (for ACK/NACK respectively). For further details, see the following section, describing the I2C MTXDATA register.

The last byte of the I^2C Master Read operation is acknowledged with the NACK response from the I^2C Master. An I^2C STOP Condition will normally be transmitted after the final NACK, thus completing the I^2C Read. Note that the action taken on termination of the transfer is configurable, using the XFER_TERM bit in the I^2C _MCTRL register (see Table 56).

The MSTR_XFER_DONE bit in the I2C_STATUS register indicates when an I²C Master transfer has completed.

										ı	2C	MAS		_	•	RXD IVE I			EGI	STE	R										
Ad	ddress = 0xF002_0034																							De	faul	lt va	alue	= 0	k 000	0_0	0000
31	30	29	28	27 2	6 2	25 2	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
BI	S			FIE NAI						S/W CES	s	RES VAL									DE	FIE SCF	ELD RIPT	ION							
31	:9			Rese	rve	d						0x0	_																		
8	}		MR	XDAT.	A_F	FLAC	G		F	RC		0x	:0	0 = 1 =	= Re	s ass egiste egiste hat t	er er er fu	npty II (ne	ew d	lata	rece	ived		t byt	e of	dat	ta ha	s be	en re	ecei	ved
7:	7:0 MRXDATA RO 0x00 Mast Note															•				field	d										

Table 57 I2C_MRXDATA Register

I2C_MTXDATA - I2C MASTER TRANSMIT DATA REGISTER

The Master Transmit Data Register (I2C_MTXDATA) holds the byte of data (MTXDATA) for transmission in the I^2 C Master Write operation. The I2C_MTXDATA register also controls the ACK/NACK response in I^2 C Master Read operations.

The MTXDATA_FLAG bit indicates when a byte of data has been loaded, ready for transmission. This bit is set to '0' after the byte has been transmitted, indicating that the register has been emptied and is ready for the next data byte to be loaded. The MTXDATA_FLAG is a Read-Only bit.

Note that the MXTR_TX_EMPTIED bit in the I2C_STATUS register (see Table 53) also indicates when the I2C_MTXDATA register has been emptied. The associated interrupt may also be enabled.

The first byte to be transmitted must be written to MTXDATA before the Master Write transfer is initiated. Each subsequent data byte for transmission should be written to MTXDATA as soon as possible after the MSTR_TX_EMPTIED bit is asserted.

For I²C Master Write operations, the LAST_BYTE_FLAG bit indicates whether the associated data byte is the last byte to be transferred. For I²C Master Read operations, the ACK/NACK response is configured by writing to the LAST_BYTE_FLAG bit.



Each transmitted word must be acknowledged by the remote (Slave) device. This includes the transmission of the Device Address for Read or Write operations. The received ACK/NACK status is provided in the I2C_STATUS register (see Table 53).

For I²C Master Write, setting LAST_BYTE_FLAG=1 will complete the transfer after the associated data byte has been transmitted.

For I²C Master Read, the I2C_MTXDATA register must be written to configure the ACK/NACK response for each received data word. Setting LAST_BYTE_FLAG=0 will configure the 'ACK', indicating readiness for more data bytes. Setting LAST_BYTE_FLAG=1 will configure the 'NACK', completing the transfer, and indicating that no further data is expected.

For I²C Master Read, the ACK/NACK response for the first data byte must be written to MTXDATA before the Master Read transfer is initiated. For subsequent data bytes, the LAST_BYTE_FLAG should be written following each received data byte (MSTR_RX_FILLED=1); writing to the LAST_BYTE_FLAG bit configures the ACK/NACK status for the next word that is received.

Note that the LAST_BYTE_FLAG bit must be written before reading the received data byte from I2C_MRXDATA.

The ACK/NACK status is configured in advance of each byte received, as described above. Accordingly, there is no requirement to write to the LAST_BYTE_FLAG bit after receipt of the last byte of the transfer.

The last byte of the I^2C Master Write operation is acknowledged with the ACK response from the I^2C Slave. An I^2C STOP Condition will normally be transmitted after the final ACK, thus completing the I^2C Write. Note that the action taken on termination of the transfer is configurable, using the XFER_TERM bit in the I^2C _MCTRL register (see Table 56).

The MSTR_XFER_DONE bit in the I2C_STATUS register indicates when an I²C Master transfer has completed.

										12	C N	1AS		2C_ TR/	-				RE	GIST	ER											
Add	dres	ss =	0xF	:00	2_00	38																		D	efa	ult	val	lue	= 0	x00	00_	0000
31	30	29	28	27	7 26	25	24	23	22	21	20	19	18	17	16	15	14	13	3 1:	2 11	10	9	8	7	6	6	5	4	3	2	1	0
ВІТ	S				FIELI NAMI	_			S AC	S/W CES		RES VAL									DE		ELI RIP	D TIOI	N							
31:	1:10 Reserved 0x00_ 0000																															
9 LAST_BYTE_FLAG RW 0x0 Indicates the last byte of a transfer from either an I ² C read or an I ² C write 0 = Not last byte 1 = Last Byte															;																	
8			МТ	ΧC	DATA_	_FL/	ΑG		F	RO		0x	:Ο	tra 0 = 1 =	insn = Re = Re	issio gisto gisto	on. er er er fu	npt II (r	ty reac	egiste dy for ad or	trans			oade	ed a	ind	is ı	read	dy fo	r		
7:0)			M	TXDA	TΑ			F	RW		0x0	00	Ma	aste	Da	ta by	yte '	for	trans	missi	on (I ² C	writ	e)							

Table 58 I2C_MTXDATA Register



I2C_BAUD - I²C BAUD RATE REGISTER

The SCLK output frequency must be configured when using the I2C Master module.

The INP_CLK_HIGH_DIV and INP_CLK_LOW_DIV register fields set the number of APBCLK cycles in the SCLK High Phase and SCLK Low Phase respectively.

For example, if 100kHz SCLK is required, and the APBCLK frequency is 100MHz, this is a frequency ratio of 1000, ie. the total number of APBCLK cycles in the SCLK High / Low phases is 1000. Assuming 50% duty cycle, INP_CLK_HIGH_DIV and INP_CLK_LOW_DIV should each be set to 500 cycles, which is coded as 0x1F3 (note the -1 offset).

If the I2C Pulse Filter is enabled (see the I2C_CFG register, described in Table 52), then the INP_CLK_HIGH_DIV and INP_CLK_LOW_DIV should be adjusted by subtracting 7 from each.

In the above example, if the I2C Pulse Filter is enabled, then INP_CLK_HIGH_DIV and INP CLK LOW DIV should each be set to 0x1EC.

The I2C_BAUD register settings must be consistent with the Signal Timing Requirements illustrated in Figure 6.

			I2C BA	I2C_E			STE	R														
Addres	ss = 0xF002_0040												D	efa	ult	va	lue	= 0	x0′	IEC	_01	EC
31 30	29 28 27 26 25 24 23	22 21 20	0 19 18	17 16	15 1	14	13	12	11	10	ć	8 (8		7	6	5	4	3		2	1	0
BITS	FIELD	S/W	RESET									FIELI										
	NAME	ACCESS	VALUE							DE	S	CRIP	TIC	ON								
31:27	Reserved		0x00																			
26:16	INP_CLK_HIGH_DIV	RW	0x1EC	Clock I APBCL 000h = 001h = FFFh = Note th INP_Ci require (eg. 50	K cyc 1 clo 2 clo 3 clo 4096 nat, w LK_H ed pul:	cles ock ock ock ock her llGH se I	in the hand tength	he Ses es cycle 12C V sh	es Pul noul	K (H Ise f	Filt	h) Pr ter is	en	able	ed, t	C the	Masi en subtra	ter N	Мо	de o	utp	
15:11	Reserved		0x00																			
10:0	INP_CLK_LOW_DIV	RW	0x1EC	Clock I APBCL 000h = 001h = 002h = FFFh = Note th INP_CI require (eg. 50	_K cyc : 1 clo : 2 clo : 3 clo = 4096 nat, w LK_L ed pul:	cles ock ock ock ock ock ock ock ock ock	in the cycle ock of the '_DI' engt	he S es cycle 12C V sh	es Pul	K (L lse f	Filt	v) Ph ter is ompe	en	able ate	ed, t	the	Mast en ubtra	er N	Лос	de ou		

Table 59 I2C_BAUD Register



I2C_SRXDATA - I²C SLAVE RECEIVE DATA REGISTER

The Slave Receive Data Register (I2C_SRXDATA) holds the byte of data received (SRXDATA) in the I^2C Slave Write operation. (The I^2C Master initiates the Write operation, and the associated data is received by the I^2C Slave.)

The Device Address and I^2C Read/Write bit is also received in the SRXDATA field for I^2C Write and I^2C Read operations. The I^2C Read/Write bit (in the LSB position) indicates whether a Write or a Read will follow.

The SRXDATA_FLAG bit indicates when a new byte of data has been successfully received. This bit is cleared when the register is read.

Note that the SLV_RX_FILLED bit in the I2C_STATUS register (see Table 53) also indicates when new data has been received. The associated interrupt may also be enabled.

Each received word must be acknowledged (ACK) by the I²C Slave module. The ACK response is configured by writing to the I2C_STXDATA register (see Table 61), setting the NACK bit to 0.

Note that the ACK response must be configured (by writing to the I2C_STXDATA) before reading the received data byte from I2C_SRXDATA.

For further details, see the following section, describing the I2C_STXDATA register.

New data is only indicated/available following receipt of a matching Device Address (SLV_ADDR). The SLV_ADDR_MATCH bit in the I2C_STATUS register indicates when a matching Device Address is detected; an associated interrupt may also be enabled.

The SLV_XFER_DONE bit in the I2C_STATUS register indicates when an ${\rm I}^2{\rm C}$ Slave transfer has completed.

											I2C	SLA		_	_	RXI			GIS	STEF	₹										
Ad	dre	ss =	0xF	002	2_00	70																		De	faul	t va	alue	= 0	x00(0_0	000
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	3 15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
BI	TS			-	IELI IAMI	_			_	S/W CES	s	RES VAL									DE		ELD RIP1	TION			1	l	1	ı	
31	:9			Re	eserv	ed						0x0	_																		
8	3		SR	ΧD	ATA_	_FL/	AG		F	RC		0x	0	red ha 0 = 1 =	cei s t = F = F	is ass ved. been legist legist that	t is a ece er e er fu	also ived mpty ill (n	ass / ew (erte data	d to i	ndic	ate '	•						ddre	ess
7:	7:0 SRXDATA RO 0x00 Note that the Slave Data When a dat 8-bit data w When a math this field hobit (bit [0]). I transfer will														ata b word atch olds . The II fol	yte I. ed I the e Re low.	is re Devi 7-bi	ce A	ed (S ddre vice e bit i	SLV ss is Add indic	_RX s rec ress	_FIL ceive s (bit	LEC ed (S s [7:)=1; LV __ 1])), this _ADI and	DR_ the F	MAT Read	CH:	=1),		

Table 60 I²C_SRXDATA Register



I2C_STXDATA - I2C SLAVE TRANSMIT DATA REGISTER

The Slave Transmit Data Register (I2C_STXDATA) holds the byte of data (STXDATA) for transmission in the I^2C Slave Read operation. (The I^2C Master initiates the Read operation, and the associated data is transmitted by the I^2C Slave.) The I2C_STXDATA register also controls the ACK response in I^2C Slave Write operations.

The STXDATA_FLAG bit indicates when a byte of data has been loaded, ready for transmission. This bit is set to '0' after the byte has been transmitted, indicating that the register has been emptied and is ready for the next data byte to be loaded. The STXDATA_FLAG is a Read-Only bit.

Note that the SLV_TX_EMPTIED bit in the I2C_STATUS register (see Table 53) also indicates when the I2C_STXDATA register has been emptied. The associated interrupt may also be enabled.

The next data byte for transmission should be written to STXDATA as soon as possible after the $SLV_TX_EMPTIED$ bit is asserted. Note that, in normal I^2C Read operations, the Slave device must have prior knowledge of the number of bytes to be transferred. (This is because the STOP Condition, indicating completion of the transfer, occurs later than the time at which the next data bit would otherwise be transmitted.)

For I²C Slave Write transfers, the I2C_STXDATA register must be written to configure the ACK response for each received data byte. Setting NACK=0 will configure the 'ACK' response for the next received data byte.

The NACK bit should be written following a matching Device Address (SLV_ADDR_MATCH=1), and following a received data byte (SLV_RX_FILLED=1); writing to the NACK bit configures the ACK status for the next word that is received.

Note that the NACK bit must be written before reading the received data byte from I2C_SRXDATA.

The Device Address is acknowledged automatically by the l^2C Slave module (if the received address matches the SLV_ADDR field). The NACK bit is configured in advance of each byte received, as described above. Accordingly, there is no requirement to write to the NACK bit after receipt of the last byte of the transfer.

Data is only transmitted following receipt of a matching Device Address (SLV_ADDR). The SLV_ADDR_MATCH bit in the I2C_STATUS register indicates when a matching Device Address is detected; an associated interrupt may also be enabled.

The SLV_XFER_DONE bit in the I2C_STATUS register indicates when an I^2C Slave transfer has completed.

										ı	2C	SLA		_	_ST				EG	ISTE	R												
Ad	dres	ss =	0xF	002	2_00	74																		D	efa	ult	val	lue	= 0)x0	000	_00	000
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	2 11	10	9	8	7	6	3	5	4	3	2	2	1	0
BIT	ΓS			-	IELI	_			S AC	S/W CES	s	RES VAI									DE	FIE SCF		D PTIO	N								
31:	31:10 Reserved 0x00_ 0000 Indicates when the register has been loaded and is ready for																																
9	1		ST	XDA	ATA_	_FLA	ιG		F	RO		0>	(Ο	tra 0 = 1 =	nsm = Re = Re	issio giste giste	on. er er er fu	npty II (re	, ead	gister y to t ad on	rans		en I	load	ed a	anc	l is i	rea	dy fo	or			
8				N	NAC	<			R	RW		0>	κ0	0 =	CK o = AC = NA	K	CK	conf	figu	uratio	n for	I ² C	Sla	ave \	Vrit	e t	rans	sfer	s				
7:	0			ST	XDA	TA			R	RW		0x	00	Sla	ave l	Data	byt	e for	r tra	ansm	issio	n (l²	C	read)								

Table 61 I2C_STXDATA Register



I2C_SLV_ADDR - I²C SLAVE ADDRESS REGISTER

The I²C slave address is held in the SLV_ADDR register. Note that this is the 7-bit Device Address, and does not include the Read/Write bit. The equivalent 8-bit Device Address comprises the 7 bits of SLV_ADDR, and the R/W bit in the LSB position. This is illustrated by an example in Table 62.

I ² C ACTION	SLV_ADDR	8-BIT DEVICE ADDRESS
Write	0:20 (has) 044 4000 (hinam)	0x70 (hex), 0111 0000 (binary)
Read	0x38 (hex), 011 1000 (binary)	0x71 (hex), 0111 0001 (binary)

Table 62 Illustration of 7-bit SLV_ADDR compared with 8-bit Device Address

											I2C	SL		C_		_		R A RE	GIS	TER	R										
Ac	ldre	ss =	0xF	002	_00	78																		De	faul	t va	lue	= 0	x000	0_0	000
31											17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0			
ВІ	TS FIELD S/W RESET NAME ACCESS VALUE																			DE	FIE SCF	LD	ION								
31	31:7 Reserved 0x000_ 0000																														
6	:0	0000 0000 T															the not														

Table 63 I2C_SLV_ADDR Register



FUSE MEMORY

The WM0011 incorporates a one-time-programmable (OTP) fuse memory. The fuse data can be used to select which interface will be used for software/configuration download. The fuses also allow the start-up condition of selected control registers to be configured.

Note that the fuse data capability is supported on custom-programmed devices only. Un-programmed devices do not support these options. Fuse programming by users is not supported.

As part of the boot sequence, the WM0011 will determine whether the Custom fuses have been programmed. If the Custom fuses have been programmed, then the fuse data will select the desired clocking configuration, and also select the desired boot method for software/configuration download.

Note that the Custom fuse data includes parameters that are held in the WM0011 control registers. The fuse settings will be loaded as initial start-up values of the corresponding registers, but these can be updated during normal operation later if required.

See "Boot Sequence Control" for further details of the WM0011 boot-up process.

The integrated fuse memory holds 512 bytes of configuration data, including:

- Software Authentication Key
- Boot-up & Clocking configuration
- Cyclic Redundancy Check (CRC)
- · Custom-defined data
- JTAG de-bug module configuration

A full definition of the Custom fuse memory contents is provided in Table 64.

See below for further details of the CRC and the Software Authentication Key.

FUSE MEMORY DEFINITION

The memory map of the Custom fuse region is provided in Table 64. See below for further details of the CRC value, and the Software Authentication key fields that are held within the fuse memory.



BYTE ADDRESS	SIZE (BYTES)	DESCRIPTION	COMMENT
0x000	256	PUB_KEY_MOD	Public Key (Modulus), for Software Authentication
0x100	4	PUB_KEY_EXP	Public Key (Exponent), for Software Authentication
0x104	1	BOOT_SRC	Selects the boot method: 0h = SPI (Slave) port 1h = SPI (Master) port, eg. SST Flash Memory All other codes are Reserved
0x105	1	UART_DLL	UART Divisor (LSW), for debug messaging. Setting UART_DLL and UART_DLH to 0xFF will disable debug messaging.
0x106	1	UART_DLH	UART Divisor (MSW), for debug messaging. Setting UART_DLL and UART_DLH to 0xFF will disable debug messaging.
0x107	1	Reserved	
0x108	4	CCM_CONTROL	General Control Register - see Table 16
0x10C	4	CCM_GPIO_SEL	Port Select Register - see Table 18
0x110	4	CCM_CLK_CTRL1	Clock Control 1 Register - see Table 19
0x114	4	CCM_CLK_CTRL2	Clock Control 2 Register - see Table 20
0x118	4	CCM_CLK_CTRL3	Clock Control 3 Register - see Table 21
0x11C	4	CCM_PLL_LOCK_CTRL	PLL Lock Detect Control Register - see Table 22
0x120	4	CCM_IOCTRL1	I/O Control 1 Register - see Table 33
0x124	4	CCM_IOCTRL2	I/O Control 2 Register - see Table 34
0x128	4	CCM_IOCTRL3	I/O Control 3 Register - see Table 35
0x12C	4	CCM_IOCTRL4	I/O Control 4 Register - see Table 36
0x130	4	CCM_IOCTRL5	I/O Control 5 Register - see Table 37
0x134	4	CCM_IOCTRL6	I/O Control 6 Register - see Table 38
0x138	4	CCM_IOCTRL7	I/O Control 7 Register - see Table 39
0x13C	4	CCM_IOCTRL8	I/O Control 8 Register - see Table 40
0x140	4	CCM_IOCTRL9	I/O Control 9 Register - see Table 41Table 41
0x144	4	CCM_IOCTRL10	I/O Control 10 Register - see Table 42
0x148	4	CCM_IOCTRL11	I/O Control 11 Register - see Table 43
0x14C to 0x18C	68	Reserved	
0x190	4	SPI_SCLKDIV	SPI Clock Division Register - see Table 123 Selects the SCLK frequency for SPI (Master) boot-up. The maximum clock rate of 40MHz must not be exceeded.
0x194 to 0x1A3	16	Reserved	
0x1A4	4	CRC	CRC value, calculated over byte addresses 0x000 to 0x1A3.
0x1A8	80	(undefined)	Available for custom use. This region is not used by the boot process, and is not protected by the CRC.

Table 64 Fuse Memory Definition

CYCLIC REDUNDANCY CHECK (CRC)

The Custom fuse memory is protected by a CRC, which is calculated using the IEEE 802.3 polynomial over byte addresses 0x000 to 0x1A3.

An error condition will be detected during start-up if the Custom fuse CRC value does not match the CRC value calculated by the WM0011.



SOFTWARE AUTHENTICATION

Software Code authentication is implemented, to ensure that the WM0011 will only execute code that has been supplied by an approved vendor.

All Software Code downloads must include an authentication signature. The signature (SHA-256) is contained within the Software Header download. The WM0011 will check the downloaded signature against an internally-generated signature, and will only execute the code if the signatures match.

As an option, the authentication signature may be encrypted. In this case, the code will only be executed if the correct Public Key data is configured in the Custom fuse memory. Secure authentication ensures that the WM0011 will only execute code that has been supplied by an approved vendor with the correct Private Key required to encrypt the signature.

Note that PKA-encryption of the image signature can only be supported on custom-programmed devices. This is not supported on un-programmed devices.

If the JTAG function has been disabled (custom-programmed devices only), then the WM0011 will only execute code that includes a PKA-encrypted (secure) signature.

The supported options for software authentication are shown in Table 65.

DEVICE TYPE	JTAG CONFIGURATION	UNENCRYPTED SIGNATURE	ENCRYPTED SIGNATURE
Custom	Disabled		✓
Custom	Enabled	✓	✓
Un-programmed	Enabled	✓	

Table 65 Software Authentication support



GENERAL PURPOSE INPUT/OUTPUT (GPIO) MODULE

BASE ADDRESS 0xF004_0000

GPIO FEATURES

- 17 configurable GPIO pins (multiplexed with other functions)
- Configurable Interrupt logic using edge or level detection
- Individual Mask control for each GPIO
- Interrupt output (to IRQC module)

The GPIO module supports 17 configurable GPIO pins. These can be configured as Input or Output. Any pins configured as Input may be selected as interrupt sources for the GPIO module. The interrupt sources can be edge or level sensitive; the active polarity is also selectable. A priority-encoded readback is available on the occurrence of a GPIO interrupt.

INPUT / OUTPUT CONTROL

Each bit may serve as either a programmed input or programmed output in this mode.

The GPIO_DIR register configures each bit as an input or an output. The system powers up with each input configured as an input (the register bits are cleared). By setting the associated bit in GPIO_DIR, the bit is controlled as an output.

The logic level each input is observable after de-metastability logic and inversion logic by reading GPIO_IN. When input inversion is selected (using GPIO_INV), value read from GPIO_IN will be the opposite logic level from that appearing at the external pin.

When any GPIO is configured as an output, the logic level at the pad will be controlled by the respective GPIO_OUT register bit. Note that GPIO output is not affected by the GPIO_INV bits.

LEVEL/EDGE INTERRUPT CONTROL

The interrupt inputs are configured as level sensitive or edge sensitive using the GPIO_EDGE1 and GPIO_EDGE0 registers.

In Level-sensitive configuration, the interrupt is asserted when the applicable logic level is detected. Active High is selected when GPIO_INV=0; Active Low is selected when GPIO_INV=1. Note that the interrupt cannot be cleared whilst the Active logic level is present (and unmasked) on the respective GPIO

In Edge-sensitive configuration, the interrupt is asserted when the applicable logic transition is detected. This may be the rising (leading) edge, falling (trailing) edge, or both edges. The active edge(s) will cause the respective GPIO_INT_STS bit to be set. Note that the active edge(s) are inverted when GPIO_INV=1.

In each case, the interrupt status bits in the GPIO_INT_STS register are latching bits, and are only cleared when a '1' is written to the respective bit in the GPIO_INT_CLR register. To observe successive interrupts, the GPIO_INT_STS bit must be cleared before another interrupt event can be registered.

To avoid false interrupts, the input signals must be in their respective de-asserted logic states when the interrupts are enabled. Note that the input inversion must be considered when determining the de-asserted logic state.

When a rising-edge interrupt is enabled and unmasked, the corresponding interrupt status will be asserted if the relevant input signal is logic 1. Similarly, when a falling-edge interrupt is enabled and unmasked, the corresponding interrupt status will be asserted if the relevant input is logic 0. In other words, the behaviour is effectively level-triggered at the point when the interrupt is initially configured.

If necessary, the interrupt service routines should take account of the behaviour described above, and should clear the respective interrupt(s) immediately after they are enabled, before they are unmasked.



The control sequence below is recommended to ensure false interrupts are avoided.

- Mask the interrupt using GPIOn_INT_MSK=1
- Configure the GPIO interrupt registers (including GPIOn_INT_ENA=1)
- Clear the interrupt using GPIOn_INT_CLR=1
- Unmask the interrupt using GPIOn_INT_MSK=0

GPIO INTERRUPTS

An input is considered part of the interrupt system when the associated enable bit in GPIO_INT_CTRL is set. The register is cleared at reset. Consequently, no input bits are considered interrupt sources at reset.

The interrupt inputs are configured as level sensitive or edge sensitive using the GPIO_EDGE1 and GPIO_EDGE0 registers.

Each GPIO may be individually masked from the interrupt structure by setting the corresponding GPIO_INT_MSK bit. The Mask bits are set by default, so the interrupt structure is disabled until the corresponding bit is enabled (using GPIO_INT_CTRL) and unmasked (using GPIO_INT_MSK).

When a valid level or edge is detected on an interrupt input, the corresponding GPIO_INT_STS bit is set (provided that the corresponding input is enabled and unmasked). These bits are latching bits, and are only cleared when a '1' is written to the respective bit in the GPIO_INT_CLR register.

The GPIO_INT_STS register provides readback of all the enabled and unmasked GPIO interrupts. The GPIO_INT_VECT register provides a readback of the single, highest priority unmasked & asserted GPIO interrupt. Highest priority is implemented as the interrupt in the lowest-numbered bit position of the GPIO_INT_STS register. For example, the GPIO 4 Interrupt (in bit [4]), is given higher priority than the GPIO5 Interrupt (in bit 5).

When one or more bit in the GPIO_INT_STS register is set, the GPIO Interrupt input to the IRQC Module is asserted. Note that the GPIO Interrupt input to the IRQC Module is Active Low.

The GPIO interrupt control registers are illustrated in Figure 31.




Figure 31 GPIO Interrupts

GPIO REGISTER MAP

ADDRESS	REGISTER	DESCRIPTION	RESET VALUE
Base + 0x00	GPIO_OUT	GPIO Output	0x0000_0000
Base + 0x04	GPIO_IN	GPIO Input	Undefined
Base + 0x08	GPIO_DIR	GPIO Direction	0x0000_0000
Base + 0x0C	GPIO_INV	GPIO Inversion	0x0000_0000
Base + 0x10	GPIO_EDGE0	GPIO Edge Detection 0	0x0000_0000
Base + 0x14	GPIO_EDGE1	GPIO Edge Detection 1	0x0000_0000
Base + 0x18	GPIO_INT_CTRL	GPIO Interrupt Control	0x0000_0000
Base + 0x1C	GPIO_INT_CLR	GPIO Interrupt Clear	0x0000_0000
Base + 0x20	GPIO_INT_MSK	GPIO Interrupt Mask	0xFFFF_FFFF
Base + 0x24	GPIO_INT_VECT	GPIO Interrupt Vector	0x0000_0000
Base + 0x28	GPIO_INT_STS	GPIO Interrupt Status Register	0x0000_0000

Table 66 GPIO Register Definition

GPIO_OUT – GPIO OUTPUT REGISTER

												G	SPIO			O_C			TE	R														
Addre	ss =	0xF	004	4_0	000																					De	fau	lt	val	ue	= 0>	(00	00_	0000
31 30	29	28	27	26	25	24	4	23	22	21	20	19	18	17	16	6 15	14		13	12	11	10		9	8	7	6		5	4	3	2	1	0
BITS			-	IEL					S AC	/W CES	s	RES									•	DI		FIE		ION	ı							•
31:29			Re	eser	ved							0x	:0																					
28		G	PIC	D28	_0u	IT			F	RW		0x	:0	Co	ont	rols	he lo	og	ic le	eve	l of (3PI)2	28 w	her	1 со	nfigı	ur	ed a	as o	utpu	ıt		
27:24			Re	eser	ved							0x	:0																					
23		G	PIC	D23	_ou	IT			F	RW		0x	:0	Co	ont	rols	he lo	og	ic le	eve	l of (3PI)2	23 w	her	1 со	nfigı	ur	ed a	as o	utpu	ıt		
22		G	PIC)22	_0u	IT			F	RW		0x	:0	Co	ont	rols	he lo	og	ic le	eve	l of (3PI	Э2	2 w	her	n co	nfigı	ur	ed a	as o	utpu	ıt		
21:20	0 Reserved 0x0																																	
19	GPIO19_OUT RW 0x0 Controls the logic level of GPIO19 when configured as output																																	
18		G	PIC	D18	_0u	IT			F	RW		0x	:0	Co	ont	rols	he lo	og	ic le	eve	l of (3PI	21	8 w	her	n co	nfigı	ur	ed a	as o	utpu	ıt		
17		G	PIC	D17	_0u	IT			F	RW		0x	:0	Co	ont	rols	he lo	og	ic le	eve	l of (3PI	21	7 w	her	n co	nfigı	ur	ed a	as o	utpu	ıt		
16:15			Re	eser	ved							0x	:0																					
14		G	PIC	D14	_0u	IT			F	RW		0x	:0	Co	ont	rols	he lo	og	ic le	eve	l of (3PI	21	4 w	her	n co	nfigı	ur	ed a	as o	utpu	ıt		
13		G	PIC	D13	_0U	ΙT			F	RW		0x	:0	Co	ont	rols	he lo	og	ic le	eve	l of (3PI	21	3 w	her	1 со	nfigı	ur	ed a	as o	utpu	ıt		
12		G	PIC)12	_ou	IT			F	RW		0x	:0	Co	ont	rols	he lo	og	ic le	eve	l of (3PI	21	2 w	her	1 со	nfigı	ur	ed a	as o	utpu	ıt		
11		G	PIC	D11	_0u	IT			F	RW		0x	:0	Co	ont	rols	he lo	og	ic le	eve	l of (3PI	21	1 w	her	n co	nfigı	ur	ed a	as o	utpu	ıt		
10		G	PIC	D10	_0U	ΙT			F	RW		0x	:0	Co	ont	rols	he lo	og	ic le	eve	l of (3PI	21	0 w	her	1 со	nfigı	ur	ed a	as o	utpu	ıt		
9		(ЭΡI	O9_	OU.	Т			F	RW		0x	:0	Co	ont	rols	he lo	og	ic le	eve	of	3PI	D 9	wh	en	con	figur	re	d as	s ou	tput			
8		(ЭPI	O8_	OU.	Т			F	RW		0x	:0	Сс	nt	rols	he lo	og	ic le	eve	of	3PI	3C	wh	en	con	figui	re	d as	s ou	tput			
7		(ЭPI	07_	OU.	Т			F	RW		0x	:0	Сс	nt	rols	he lo	og	ic le	eve	of	3PI	Э7	wh	en	con	figui	re	d as	s ou	tput			
6		(ΞPI	O6_	OU	T			F	RW		0x	:0	Сс	nt	rols	he lo	og	ic le	eve	of	SPIC	26	wh	en	con	figui	re	d as	s ou	tput			
5		(ΞPI	O5_	OU.	Т			F	RW		0x	:0	Co	nt	rols	he lo	og	ic le	eve	of	3PI	Э5	wh	en	con	figur	re	d as	s ou	tput			
4		(ΞPI	04_	OU.	Т			F	RW		0x	:0	Co	nt	rols	he lo	og	ic le	eve	of	3PI	Э4	wh	en	con	figur	re	d as	s ou	tput			
3:0			Re	eser	ved							0x	:0																					

Table 67 GPIO_OUT Register



GPIO_IN - GPIO INPUT REGISTER

																				IN																				
٨؞١	4		۸۷۶		14	00	0.4								GI	PIO	INI	PU	TR	EGI	S	ΓEF	₹							_		I	14 .	, a l .		- 0				200
		ss =									T					T			\perp		Т		T	T			T							Т	ie	= 0:		T		
31	30	29	28	2	7 2	26	25	2	24	23	3 22	21	2	0 1	9 18	3 1	7	16	15	5 14	1	13	1	2	11	10	,	9	8	7	′	6	5	5	4	3	2		1	0
BI	rs				FIE NA							S/W			ESE [.] ALUI											DE			LC NP) TIC	N									
31:	29			R	les	erv	ed								0x0																									
28	3			GI	PIC	28	_IN	I				RO			0x0					the e-me		-										_								
27:	24			R	les	erv	ed								0x0																									
23	3			GI	PIC	23	_IN	I				RO			0x0					the e-me																				
22	2			GI	PIC)22	_IN	I				RO			0x0					the e-me																				
21:	20			R	les	erv	ed								0x0																									
19	9			GI	PIC)19	_IN	I				RO			0x0					the e-me																				
18	3			GI	PIC)18	_IN	I				RO			0x0					the e-me																				
17	7			GI	PIC)17	_IN	I				RO			0x0					the e-me																				
16:	15			R	les	erv	ed								0x0																									
14	4			GI	PIC)14	_IN	I				RO			0x0					the e-me																				
1:	3			GI	PIC)13	_IN	I				RO			0x0					the e-me		-										_								
12	2			GI	PIC)12	_IN	I				RO			0x0					the e-me																				
1	1			GI	PIC)11	_IN	I				RO			0x0					the e-me																				
10)			GI	PIC)10	_IN	I				RO			0x0					the e-me																				
9				G	PIC	D9 ₋	_IN					RO			0x0					the e-me		-										_				•				
8				G	PIC	D8_	_IN					RO			0x0					the e-me																				
7				G	PIC	D7 ₋	_IN					RO			0x0					the e-me	•	_										_				•				ck
6		GPIO6_IN R										RO			0x0					the e-me																				
5		GPIO5_IN RO												0x0					the e-me																					
4		GPIO4_IN RO											0x0					the e-me																						
3:	0	Reserved RO												0x0																										

Table 68 GPIO_IN Register



GPIO_DIR - GPIO DIRECTION REGISTER

											GF	PIO I		PIC CTI	_		GI	STE	ΞR														
Addre	ss =	0xF	004_0	800																					De	faul	t va	alue	= 0	x0	000	_00	000
31 30	29	28	27 2	6 2	5 2	24	23	22	21	20	19	18	17	16	15	14	1	3	12	11	10	ç	9	8	7	6	5	4	3		2	1	0
BITS			FIE NAI			•			/W CES	s	RES VAL						•				DE		FIEI CRI		ION					•			
31:29			Rese	rved							0x	0																					
28		G	PIO2	8_DI	R			R	W		0x	0	Se	lect	s GF	PIO2	28	dire	ecti	ion.	0 = i	np	out.	1 =	out	put.							
27:24			Rese	rved							0x	:0																					
23		G	PIO2	3_DI	R			R	W		0x	0	Se	lect	s GF	PIO2	23	dire	ecti	ion.	0 = i	np	out.	1 =	out	put.							
22	GPIO22_DIR RW 0x0 Selects GPIO22 direction. 0 = input. 1 = output. 0 Reserved 0x0																																
21:20	0 Reserved 0x0																																
19	GPIO19_DIR RW 0x0 Selects GPIO19 direction. 0 = input. 1 = output.																																
18		G	PIO1	8_DI	R			R	W		0x	0	Se	lect	s GF	기01	18	dire	ecti	ion.	0 = i	np	out.	1 =	out	put.							
17		G	PIO1	7_DI	R			R	W		0x	:0	Se	lect	s GF	기01	17	dire	ecti	ion.	0 = i	np	out.	1 =	out	put.							
16:15			Rese	rved							0x	:0																					
14		G	PIO1	4_DI	R			R	W		0x	:0	Se	lect	s GF	기01	14	dire	ecti	ion.	0 = i	np	out.	1 =	out	put.							
13		G	PIO1	3_DI	R			R	W		0x	:0	Se	lect	s GF	기01	13	dire	ecti	ion.	0 = i	np	out.	1 =	out	put.							
12		G	PIO1	2_DI	R			R	W		0x	:0	Se	lect	s GF	기01	12	dire	ecti	ion.	0 = i	np	out.	1 =	out	put.							
11		G	PIO1	1_DI	R			R	W		0x	0	Se	lect	s GF	기01	11	dire	ecti	ion.	0 = i	np	out.	1 =	out	put.							
10		G	PIO1	0_DI	R			R	W		0x	:0	Se	lect	s GF	기01	10	dire	ecti	ion.	0 = i	np	out.	1 =	out	put.							
9		(GPI09	_DII	R			R	W		0x	:0	Se	lect	s GF	2019) c	lired	ctio	n. 0	= in	рι	ıt. 1	= 0	outp	ut.							
8		(GPI08	_DII	R			R	W		0x	0	Se	lect	s GF	2019	3 c	lire	ctio	n. 0	= in	рι	ıt. 1	= 0	outp	ut.							
7		(GPIO7	_DII	R			R	W		0x	:0	Se	lect	s GF	2107	7 c	lire	ctio	n. 0	= in	рι	ıt. 1	= 0	outp	ut.							
6		(GPIO6	_DII	R			R	W		0x	:0	Se	elect	s GF	2106	3 c	lire	ctio	n. 0	= in	pι	ıt. 1	= 0	outp	ut.							
5		(GPIO5	_DII	R			R	W		0x	:0	Se	elect	s GF	PIO5	5 0	lire	ctio	n. 0	= in	pι	ıt. 1	= 0	outp	ut.							
4		(GPIO4	_DII	R			R	W		0x	0	Se	lect	s GF	2104	1 c	lired	ctio	n. 0	= in	рι	ıt. 1	= 0	outp	ut.							
3:0			Rese	rved							0x	0																					

Table 69 GPIO_DIR Register

GPIO_INV - GPIO INVERSION REGISTER

			GPIO II	GPIO_INV NVERSION REGISTER										
Addre	ss = 0xF004_000C			Default value = 0x0000_0000										
31 30	29 28 27 26 25 24 23	22 21 20	19 18	17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0										
BITS	NAME ACCESS VALUE DESCRIPTION													
31:29														
28	GPIO28_INV	RW	0x0	Selects GPIO28 input inversion. 0 = no inversion. 1 = inversion.										
27:24	Reserved		0x0											
23	GPIO23_INV	RW	0x0	Selects GPIO23 input inversion. 0 = no inversion. 1 = inversion.										
22	GPIO22_INV	RW	0x0	Selects GPIO22 input inversion. 0 = no inversion. 1 = inversion.										
21:20	Reserved		0x0											
19	GPIO19_INV	RW	0x0	Selects GPIO19 input inversion. 0 = no inversion. 1 = inversion.										
18	GPIO18_INV	RW	0x0	Selects GPIO18 input inversion. 0 = no inversion. 1 = inversion.										



			GPIO II	GPIO_INV INVERSION REGISTER											
Addres	ss = 0xF004_000C			Default value = 0x0000_0000											
31 30	29 28 27 26 25 24 23	22 21 20	19 18	17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0											
BITS	FIELD	S/W	RESET												
	NAME	ACCESS	VALUE	DESCRIPTION											
17	GPIO17_INV	RW	0x0	Selects GPIO17 input inversion. 0 = no inversion. 1 = inversion.											
16:15	Reserved 0x0 GPIO14_INV RW 0x0 Selects GPIO14 input inversion. 0 = no inversion. 1 = inversion.														
14															
13	GPIO13_INV RW 0x0 Selects GPIO13 input inversion. 0 = no inversion. 1 = inversion.														
12	GPIO12_INV	RW	0x0	Selects GPIO12 input inversion. 0 = no inversion. 1 = inversion.											
11	GPIO11_INV	RW	0x0	Selects GPIO11 input inversion. 0 = no inversion. 1 = inversion.											
10	GPIO10_INV	RW	0x0	Selects GPIO10 input inversion. 0 = no inversion. 1 = inversion.											
9	GPIO9_INV	RW	0x0	Selects GPIO9 input inversion. 0 = no inversion. 1 = inversion.											
8	GPIO8_INV	RW	0x0	Selects GPIO8 input inversion. 0 = no inversion. 1 = inversion.											
7	GPIO7_INV	RW	0x0	Selects GPIO7 input inversion. 0 = no inversion. 1 = inversion.											
6	GPIO6_INV	RW	0x0	Selects GPIO6 input inversion. 0 = no inversion. 1 = inversion.											
5	GPIO5_INV	RW	0x0	Selects GPIO5 input inversion. 0 = no inversion. 1 = inversion.											
4	GPIO4_INV	RW	0x0	Selects GPIO4 input inversion. 0 = no inversion. 1 = inversion.											
3:0	Reserved		0x0												

Table 70 GPIO_INV Register

EDGE DETECTION

The interrupt inputs are configured as level sensitive or edge sensitive using the GPIO_EDGE1 and GPIO_EDGE0 registers, as described in Table 71.

GPIO_EDGE1	GPIO_EDGE0	DESCRIPTION
0	0	Level Sensitive
0	1	Leading Edge
1	0	Trailing Edge
1	1	Dual Edge Interrupt

Table 71 GPIO Edge Detection Control

In Level-sensitive configuration, the interrupt is asserted when the applicable logic level is detected. Active High is selected when GPIO_INV=0; Active Low is selected when GPIO_INV=1. Note that the interrupt cannot be cleared whilst the Active logic level is present (and unmasked) on the respective GPIO.

In Edge-sensitive configuration, the interrupt is asserted when the applicable logic transition is detected. This may be the rising (leading) edge, falling (trailing) edge, or both edges. The active edge(s) will cause the respective GPIO_INT_STS bit to be set. Note that the active edge(s) are inverted when GPIO_INV=1.



GPIO_EDGE0 - GPIO EDGE DETECTION 0 REGISTER

		G		PIO_ED			ISTER	R										
Addres	ss = 0xF004_0010										De	faul	lt v	alue	= 0	x000	0_0	0000
31 30	29 28 27 26 25 24 23	22 21 20	19 18	17 16 15	14	13 1	12 11	10	9	8	7	6	5	4	3	2	1	0
BITS	FIELD NAME	S/W ACCESS	RESET VALUE			•	•	DE	FIE	ELD RIPT				•	•			
31:29	Reserved		0x0															
28	GPIO28_EDGE0	RW	0x0	Selects Le	vel o	r Edg	ge inte	rrupt	dete	ectio	n, d	eper	ndir	ng or	ı *ED	GE ⁻	1	
27:24	Reserved		0x0															
23	GPIO23_EDGE0	RW	0x0	Selects Le	vel o	r Edg	ge inte	rrupt	dete	ectio	n, d	eper	ndir	ng or	ı *ED	GE	1	
22	GPIO22_EDGE0	RW	0x0	Selects Le	vel o	r Edg	ge inte	rrupt	dete	ectio	n, d	eper	ndir	ng or	ı *ED	GE ⁻	1	
21:20	Reserved		0x0															
19	GPIO19_EDGE0	RW	0x0	Selects Le	vel o	r Edg	ge inte	rrupt	dete	ectio	n, d	eper	ndir	ng or	ı *ED	GE	1	
18	GPIO18_EDGE0	RW	0x0	Selects Le	vel o	r Edg	ge inte	rrupt	dete	ectio	n, d	eper	ndir	ng or	ı *ED	GE ⁻	1	
17	GPIO17_EDGE0	RW	0x0	Selects Le	vel o	r Edg	ge inte	rrupt	dete	ectio	n, d	eper	ndir	ng or	ı *ED	GE	1	
16:15	Reserved		0x0															
14	GPIO14_EDGE0	RW	0x0	Selects Le	vel o	r Edg	ge inte	rrupt	dete	ectio	n, d	eper	ndir	ng or	ı *ED	GE ⁻	1	
13	GPIO13_EDGE0	RW	0x0	Selects Le	vel o	r Edg	ge inte	rrupt	dete	ectio	n, d	eper	ndir	ng or	ı *ED	GE	1	
12	GPIO12_EDGE0	RW	0x0	Selects Le	vel o	r Edg	ge inte	rrupt	dete	ectio	n, d	eper	ndir	ng or	ı *ED	GE ⁻	1	
11	GPIO11_EDGE0	RW	0x0	Selects Le	vel o	r Edg	ge inte	rrupt	dete	ectio	n, d	eper	ndir	ng or	ı *ED	GE	1	
10	GPIO10_EDGE0	RW	0x0	Selects Le	vel o	r Edg	ge inte	rrupt	dete	ectio	n, d	eper	ndir	ng or	ı *ED	GE	1	
9	GPIO9_EDGE0	RW	0x0	Selects Le	vel o	r Edg	ge inte	rrupt	dete	ectio	n, d	eper	ndir	ng or	ı *ED	GE	1	
8	GPIO8_EDGE0	RW	0x0	Selects Le	vel o	r Edg	ge inte	rrupt	dete	ectio	n, d	eper	ndir	ng or	r*ED	GE ²	1	
7	GPIO7_EDGE0	RW	0x0	Selects Le	vel o	r Edg	ge inte	rrupt	dete	ectio	n, d	eper	ndir	ng or	ı *ED	GE ⁻	1	
6	GPIO6_EDGE0	RW	0x0	Selects Le	vel o	r Edg	ge inte	rrupt	dete	ectio	n, d	eper	ndir	ng or	ı *EŒ	GE	1	
5	GPIO5_EDGE0	RW	0x0	Selects Le	vel o	r Edg	ge inte	rrupt	dete	ectio	n, d	eper	ndir	ng or	ı *EŒ	GE	1	
4	GPIO4_EDGE0	RW	0x0	Selects Le	vel o	r Edg	ge inte	rrupt	dete	ectio	n, d	eper	ndir	ng or	ı *EC	GE	1	
3:0	Reserved		0x0															

Table 72 GPIO_EDGE0 Register

GPIO_EDGE1 – GPIO EDGE DETECTION 1 REGISTER

											GP	IO E	(DGI		_	ED(GI	STE	R														
Ad	dres	ss =	0xF	004	_00	14																				Def	fau	lt v	/alu	ıe :	= Ox	(000	00_	000	00
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	13	2 1	1	10	9	8	-	7	6	5	5	4	3	2	1	-	0
BI	TS			-	IELI	_			_	S/W CES		RES VAL										DE	FI SCI	ELI RIP	_	DΝ									
31:	29			Re	serv	ed						0x	0																						
28	8		GP	PIO2	28_E	DGE	Ξ1		F	RW		0x	0	Se	lects	s Lev	vel c	or Ec	dge	e int	errı	upt	det	ecti	on,	de	epei	ndi	ing	on '	*ED	GE	0		
27:	24			Re	serv	ed						0x	0																						
2	3		GP	PIO2	23_E	DGI	Ξ1		F	RW		0x	0	Se	lect	s Lev	vel c	or Ec	dge	e int	errı	upt	det	ecti	on,	de	epei	ndi	ing	on '	*ED	GE	0		
2	2		GP	PIO2	22_E	DGE	Ξ1		F	RW		0x	0	Se	lects	s Lev	vel c	or Ec	dge	e int	errı	upt	det	ecti	on,	de	epei	ndi	ing	on '	*ED	GE	0		
21:	20			Re	serv	ed			·			0x	0																						
19	9		GP	PIO1	19_E	DGI	Ξ1		F	RW		0x	0	Se	lects	s Lev	vel c	or Ec	dge	e int	errı	upt	det	ecti	on,	de	epei	ndi	ing	on '	*ED	GE	0		
18	8		GF	PIO1	18_E	DGI	Ξ1		F	RW		0x	0	Se	lects	s Lev	vel c	or Ec	dge	e int	errı	upt	det	ecti	on,	de	epei	ndi	ing	on '	*ED	GE	0		



											GF	PIO E				ECTI			REG	ISI	ΓER												
Ad	dre	ss =	0xF	004	1_00°	14																			De	faul	t v	alue	= 0	x00	000_	00	000
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	1	6 15	14	1	3	12	11	10	9	8	7	6	5	4	3	2		ı	0
ВГ	NAME ACCESS VALUE DESCRIPTION GPI017_EDGE1 RW 0x0 Selects Level or Edge interrupt detection, depending on *EDGE0																																
1																																	
16:	7 GPIO17_EDGE1 RW 0x0 Selects Level or Edge interrupt detection, depending on *EDGE0 :15 Reserved 0x0																																
14	4		GF	PIO1	14_E	DGI	E1		F	RW		0x	:0	Se	ele	cts L	evel	or	Edg	ge i	nter	rupt	dete	ectic	n, d	eper	ndir	ng or	*EI	OGI	Ξ0		
1:	3		GF	PIO1	13_E	DGI	E1		F	RW		0x	:0	Se	ele	cts L	evel	or	Edg	ge i	nter	rupt	dete	ectic	n, d	eper	ndir	ng or	*EI	OGI	Ξ0		
1:	2		GF	PIO1	12_E	DGI	E1		F	RW		0x	:0	Se	ele	cts L	evel	or	Edg	ge i	nter	rupt	dete	ectic	n, d	eper	ndir	ng or	*EI	OGI	Ξ0		
1	1		GF	PIO1	11_E	DGE	E1		F	RW		0x	:0	Se	ele	cts L	evel	or	Edg	ge i	nter	rupt	dete	ectic	n, d	eper	ndir	ng or	*E[OGI	Ξ0		
10	0		GF	PIO1	10_E	DGE	E1		F	RW		0x	:0	Se	ele	cts L	evel	or	Edg	ge i	nter	rupt	dete	ectic	n, d	eper	ndir	ng or	*E[OGI	Ξ0		
9)		GI	PIO	9_E	DGE	Ξ1		F	RW		0x	:0	Se	ele	cts L	evel	or	Edg	ge i	nter	rupt	dete	ectic	n, d	eper	ndir	ng or	*E[OGI	Ξ0		
8	3		GI	PIO	8_E	OGE	1		F	RW		0x	:0	Se	ele	cts L	evel	or	Edg	ge i	nter	rupt	dete	ectic	n, d	eper	ndir	ng or	*EI	OGI	Ξ0		
7	,		GI	PIO	7_E	OGE	1		F	RW		0x	:0	Se	ele	cts L	evel	or	Edg	ge i	nter	rupt	dete	ectic	n, d	eper	ndir	ng or	*EI	OGI	Ξ0		
6	3		GI	PIO	6_E	OGE	1		F	RW		0x	:0	Se	ele	cts L	evel	or	Edg	ge i	nter	rupt	dete	ectic	n, d	eper	ndir	ng or	*EI	OGI	Ξ0		
5	5		GI	PIO	5_E	OGE	<u> 1</u>		F	RW		0x	:0	Se	ele	cts L	evel	or	Edç	ge i	nter	rupt	dete	ectic	n, d	eper	ndir	ng or	*EI	OGI	Ξ0		
4			GI	PIO	4_E	OGE	<u> 1</u>		F	RW		0x	:0	Se	ele	cts L	evel	or	Edç	ge i	nter	rupt	dete	ectic	n, d	eper	ndir	ng or	*E	OGI	Ξ0		
3:	0			Re	serv	ed						0x	:0																				

Table 73 GPIO_EDGE1 Register

GPIO_INT_CTRL - GPIO INTERRUPT CONTROL REGISTER

											G	PIC) IN			IO_ UP1	•	_				GIS	STE	R														
Addres	ss =	0xF	:004	1_00	18																							[Def	fau	lt v	alı	ue	= 0	x0	000	_0(000
31 30	29	28	27	26	2	5	24	23	22	21	2	20	19	18	1	7 1	6	15	14	1	13	12	11	10)	9	8	7	7	6	5		4	3		2	1	0
BITS		F	IEL	D N	ΑN	1E			AC	S/W				SET LUE									F	ELI	D I	DE:	SCI	RIP	TI	ON								
31:29			Re	eserv	/ed								0>	(0																								
28		GPI	102	8_IN	IT_	E١	ΙA		F	₹W			0>	(0		Ena	ble	s G	PIO	28	8 as	an	inp	ut t	o t	the	GP	10	Int	terr	upt	lo	gic					
27:24			Re	eserv	/ed								0>	(0																								
23		GPI	102	3_IN	IT_	E١	١A		F	RW			0>	(0		Ena	ble	s G	PIO	23	3 as	an	inp	ut t	o t	the	GΡ	10	Int	terr	upt	lo	gic					
22		GPI	102	2_IN	T_	E١	۱A		F	₹W			0>	0		Ena	ble	s G	PIO	22	2 as	an	inp	ut t	o t	the	GΡ	10	Int	terr	upt	lo	gic					
21:20			Re	eserv	/ed								0>	(0																								
19		GPI	101	9_IN	IT_	E١	۱A		F	₹W			0>	(0		Ena	ble	s G	PIO	19	9 as	an	inp	ut t	o t	the	GΡ	Ю	Int	terr	upt	lo	gic					
18		GPI	101	8_IN	IT_	E١	۱A		F	₹W			0>	0		Ena	ble	s G	PIO	18	8 as	an	inp	ut t	o t	the	GΡ	10	Int	terr	upt	lo	gic					
17		GPI	101	7_IN	IT_	E١	۱A		F	₹W			0>	0		Ena	ble	s G	PIO	17	7 as	an	inp	ut t	o t	the	GΡ	10	Int	terr	upt	lo	gic					
16:15			Re	eserv	/ed								0>	0																								
14		GPI	101	4_IN	IT_	E١	۱A		F	₹W			0>	0		Ena	ble	s G	PIO	14	4 as	an	inp	ut t	o t	the	GΡ	10	Int	terr	upt	lo	gic					
13		GPI	101	3_IN	IT_	E١	۱A		F	₹W			0>	0		Ena	ble	s G	PIO	1	3 as	an	inp	ut t	o t	the	GΡ	10	Int	terr	upt	lo	gic					
12		GPI	101	2_IN	IT_	E١	۱A		F	₹W			0>	(0		Ena	ble	s G	PIO	12	2 as	an	inp	ut t	o t	the	GΡ	Ю	Int	terr	upt	lo	gic					
11		GPI	101	1_IN	IT_	E١	۱A		F	₹W			0>	0		Ena	ble	s G	PIO	11	1 as	an	inp	ut t	o t	the	GΡ	10	Int	terr	upt	lo	gic					
10		GPI	101	0_IN	Τ_	ĒΝ	۱A		F	₹W		Ī	0>	(0		Ena	ble	s G	PIO	1(0 as	an	inp	ut t	o t	the	GΡ	10	Int	terr	upt	lo	gic					
9		GP	109	_IN ⁻	T_E	ΞN	Α		F	₹W			0>	0		Ena	ble	es G	PIO	9	as a	an i	inpu	t to	th	e C	PI) Ir	nte	erru	pt lo	og	ic					
8		GP	3019	_IN	T_E	ΞN	Α		F	₹W			0>	(0		Ena	ble	s G	PIO	8	as a	an i	inpι	t to	th	e G	PI	O Ir	nte	erru	pt lo	og	ic					
7		GP	107	_IN ⁻	T_E	ΞN	Α		F	RW			0>	0		Ena	ble	s G	PIO	7	as a	an i	npu	t to	th	e C	PI	O Ir	nte	erru	pt lo	og	ic					
6		GP	106	_IN ⁻	T_E	ΞN	Α		F	RW			0>	0		Ena	ble	s G	PIO	6	as a	an i	inpu	t to	th	e C	PIG	O Ir	nte	erru	pt lo	og	ic					



										(3PIC) IN			_IN PT C	_		RL L RI	EGIS	STE	R										
A	ldre	ss =	0xF	004	_00	18																		De	faul	t val	lue	= 0>	(000	0_0	000
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
В	TS		F	IELI	D N	AME				S/W CES		RES VAL								FII	ELD	DES	SCR	IPTI	ON						
	5		GP	105	_INT	_EN	NΑ		F	RW		0x	0	Er	able	es G	PIO	5 as	an i	nput	to t	he G	PIC	Inte	errup	t log	gic				
	4		GP	104	_INT	_EN	NΑ		F	RW		0x	0	Er	able	es G	PIO	4 as	an i	nput	to t	he G	PIC	Inte	errup	t log	gic				
3	:0			Res	serv	ed						0x	0																		

Table 74 GPIO_INT_CTRL Register

GPIO_INT_CLR - GPIO INTERRUPT CLEAR REGISTER

		G		PIO_INT_CLR RRUPT CLEAR REGISTER
Addres	ss = 0xF004_001C			Default value = 0x0000_0000
31 30	29 28 27 26 25 24 23	22 21 20	19 18	17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
BITS	FIELD NAME	S/W ACCESS	RESET VALUE	FIELD DESCRIPTION
31:29	Reserved		0x0	
28	GPIO28_INT_CLR	WO	0x0	Write '1' to clear GPIO28 interrupt (GPIO_INT28_STS)
27:24	Reserved		0x0	
23	GPIO23_INT_CLR	WO	0x0	Write '1' to clear GPIO23 interrupt (GPIO_INT23_STS)
22	GPIO22_INT_CLR	WO	0x0	Write '1' to clear GPIO22 interrupt (GPIO_INT22_STS)
21:20	Reserved		0x0	
19	GPIO19_INT_CLR	WO	0x0	Write '1' to clear GPIO19 interrupt (GPIO19_INT_STS)
18	GPIO18_INT_CLR	WO	0x0	Write '1' to clear GPIO18 interrupt (GPIO18_INT_STS)
17	GPIO17_INT_CLR	WO	0x0	Write '1' to clear GPIO17 interrupt (GPIO17_INT_STS)
16:15	Reserved		0x0	
14	GPIO14_INT_CLR	WO	0x0	Write '1' to clear GPIO14 interrupt (GPIO14_INT_STS)
13	GPIO13_INT_CLR	WO	0x0	Write '1' to clear GPIO13 interrupt (GPIO13_INT_STS)
12	GPIO12_INT_CLR	WO	0x0	Write '1' to clear GPIO12 interrupt (GPIO12_INT_STS)
11	GPIO11_INT_CLR	WO	0x0	Write '1' to clear GPIO11 interrupt (GPIO11_INT_STS)
10	GPIO10_INT_CLR	WO	0x0	Write '1' to clear GPIO10 interrupt (GPIO10_INT_STS)
9	GPIO9_INT_CLR	WO	0x0	Write '1' to clear GPIO9 interrupt (GPIO9_INT_STS)
8	GPIO8_INT_CLR	WO	0x0	Write '1' to clear GPIO8 interrupt (GPIO8_INT_STS)
7	GPIO7_INT_CLR	WO	0x0	Write '1' to clear GPIO7 interrupt (GPIO7_INT_STS)
6	GPIO6_INT_CLR	WO	0x0	Write '1' to clear GPIO6 interrupt (GPIO6_INT_STS)
5	GPIO5_INT_CLR	WO	0x0	Write '1' to clear GPIO5 interrupt (GPIO5_INT_STS)
4	GPIO4_INT_CLR	WO	0x0	Write '1' to clear GPIO4 interrupt (GPIO4_INT_STS)
3:0	Reserved		0x0	

Table 75 GPIO_INT_CLR Register



GPIO_INT_MSK - GPIO INTERRUPT MASK REGISTER

		G		PIO_INT_MSK RRUPT MASK REGISTER
Addres	ss = 0xF004_0020			Default value = 0xFFFF_FFFF
31 30	29 28 27 26 25 24 23	22 21 20		17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
BITS	FIELD NAME	S/W ACCESS	RESET VALUE	FIELD DESCRIPTION
31:29	Reserved		0x7	
28	GPIO28_INT_MSK	RW	0x1	Selects whether GPIO28 interrupt is masked. A masked interrupt will not trigger the GPIO28_INT_STS bit, and is disabled from the GPIO_INT_VECT logic. 0 = Enabled; 1 = Masked.
27:24	Reserved		0xF	
23	GPIO23_INT_MSK	RW	0x1	Selects whether GPIO23 interrupt is masked. A masked interrupt will not trigger the GPIO23_INT_STS bit, and is disabled from the GPIO_INT_VECT logic. 0 = Enabled; 1 = Masked.
22	GPIO22_INT_MSK	RW	0x1	Selects whether GPIO22 interrupt is masked. A masked interrupt will not trigger the GPIO22_INT_STS bit, and is disabled from the GPIO_INT_VECT logic. 0 = Enabled; 1 = Masked.
21:20	Reserved		0x3	
19	GPIO19_INT_MSK	RW	0x1	Selects whether GPIO19 interrupt is masked. A masked interrupt will not trigger the GPIO19_INT_STS bit, and is disabled from the GPIO_INT_VECT logic.
18	GPIO18_INT_MSK	RW	0x1	0 = Enabled; 1 = Masked. Selects whether GPIO18 interrupt is masked. A masked interrupt will not trigger the GPIO18_INT_STS bit, and is disabled from the GPIO_INT_VECT logic. 0 = Enabled; 1 = Masked.
17	GPIO17_INT_MSK	RW	0x1	Selects whether GPIO17 interrupt is masked. A masked interrupt will not trigger the GPIO17_INT_STS bit, and is disabled from the GPIO_INT_VECT logic. 0 = Enabled; 1 = Masked.
16:15	Reserved		0x3	
14	GPIO14_INT_MSK	RW	0x1	Selects whether GPIO14 interrupt is masked. A masked interrupt will not trigger the GPIO14_INT_STS bit, and is disabled from the GPIO_INT_VECT logic. 0 = Enabled; 1 = Masked.
13	GPIO13_INT_MSK	RW	0x1	Selects whether GPIO13 interrupt is masked. A masked interrupt will not trigger the GPIO13_INT_STS bit, and is disabled from the GPIO_INT_VECT logic. 0 = Enabled; 1 = Masked.
12	GPIO12_INT_MSK	RW	0x1	Selects whether GPIO12 interrupt is masked. A masked interrupt will not trigger the GPIO12_INT_STS bit, and is disabled from the GPIO_INT_VECT logic. 0 = Enabled; 1 = Masked.
11	GPIO11_INT_MSK	RW	0x1	Selects whether GPIO11 interrupt is masked. A masked interrupt will not trigger the GPIO11_INT_STS bit, and is disabled from the GPIO_INT_VECT logic. 0 = Enabled; 1 = Masked.
10	GPIO10_INT_MSK	RW	0x1	Selects whether GPIO10 interrupt is masked. A masked interrupt will not trigger the GPIO10_INT_STS bit, and is disabled from the GPIO_INT_VECT logic. 0 = Enabled; 1 = Masked.



										G	PIO I			_IN JPT I	_				STE	ER													
Addres	ss =	0xF	004	1_002	20																			D	efa	ault	Va	lue	= (0xF	FFF	_FF	FFF
31 30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	1	3 1	2	11	10	9	8	-	7	6	5	4		3	2	1	0
BITS		F	IEL	D N	AME	•		_	/W CES	s	RES									FI	ELD	D	ESC	RIF	PTI	ON		•					
9	Selects whether GPIO9 interrupt is masked. A masked interrupt will not trigger the GPIO9 INT_STS bit, and is disabled from the															not																	
8		GP	108	3_INT	_M:	SK		F	RW		0x	:1	trig GF	lects ger t PIO_I Ena	he(NT_	GPI _VE	C	8_IN T log	IT_ gic.	ST										terr	upt v	/ill r	not
7		GP	107	_INT	_M:	SK		F	RW		0x	:1	Se trig GF	lects ger t PIO_I Ena	whe	ethe GPI VE	er O	GPI 7_IN T log	O7 IT_ gic.	inte										terr	upt v	/ill r	not
6		GP	106	S_INT	Γ_M	SK		F	RW		0x	:1	Se trig GF	lects ger t lO_l Ena	whe	ethe GPI VE	er O	GPI 6_IN T log	O6 IT_ gic.	inte ST										terr	upt v	vill r	not
5		GP	105	5_INT	Γ_M	SK		F	RW		0x	:1	trio GF	lects ger t PIO_I Ena	he(NT_	GPI _VE	C	5_IN T log	IT_ gic.	ST										terr	upt v	vill r	not
4		GP	104	_INT	_M:	SK		F	RW		0x	:1	triç GF	lects ger t PIO_I Ena	he(NT_	GPI _VE	C	4_IN T log	IT_ gic.	ST										terr	upt v	vill r	not
3:0			Re	eserv	ed						0x	F																					

Table 76 GPIO_INT_MSK Register

GPIO_INT_VECT - GPIO INTERRUPT VECTOR REGISTER

											GP	10 11	GI NTEF		_	_	VE(GIS	TER	ł										
Ad	dre	ss =	0xF	004	_002	24																		De	faul	t va	lue	= 0	(000	0_00	00
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
BIT	ΓS		F	IELI	D N	AME			_	S/W CES	s	RES VAI								FII	ELD	DE	SCF	RIPT	ION				•		
31	:5			Res	serv	ed						0x0 00	_																		
4:	0		GP	10_1	INT_	_VE	СТ		F	80		0x	00	GF Hig bit rep hig 0x 0x	PIO_ghes pos presighes 00 = 04 = 05 =	INT ition ente t pri No GP	ST iority of t d in ority	S regards in Sire of the Control of	giste mple SPIC cod d the	emer	nted T_S [*] of GF	as t TS r PIO_	he ii egis INT	nterr ter. _VE	upt i The CT -	n the	e lov ie pi GP	west	-num y is	he nbere rupt i	

Table 77 GPIO_INT_VECT Register



GPIO_INT_STS - GPIO INTERRUPT STATUS REGISTER

										GF	N OI			_	NT_ STA	_		EG	ISTE	R													
Addres	ss =	0xF	004	_00	28																			D	efau	ılt	val	ue	= 0	x0(000_	_00	00
31 30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	3 1	2 1	1 1	10	9	8	7	6		5	4	3	2	2 /	1	0
BITS		F	IELI	O N	AME	•			S/W CES	S	RES VAL								ı	FIEI	LD	DE	SCF	RIPT	ION	1							
31:29			Res	serv	ed						0x	0																					
28		GPI	O28	_IN	T_S	TS		F	₹О		0x	:0	GF	201	28 In	terru	ıpt	Sta	itus														
27:24			Res	serv	ed						0x	0																					
23		GPI	O23	_IN	T_S	TS		F	RO		0x	0	GF	2019	23 In	terru	ıpt	Sta	itus														
22		GPI	022	_IN	T_S	TS		F	RO		0x	0	GF	2019	22 In	terru	ıpt	Sta	itus														
21:20			Res	serv	ed						0x	0																					
19		GPI	O19	_IN	T_S	TS		F	₹О		0x	:0	GF	기01	19 In	terru	ıpt	Sta	itus														
18		GPI	O18	_IN	T_S	TS		F	RO		0x	0	GF	기01	18 In	terru	ıpt	Sta	itus														
17		GPI	017	_IN	T_S	TS		F	20		0x	0	GF	기01	17 In	terru	ıpt	Sta	itus														
16:15			Res	serv	ed						0x	0																					
14		GPI	O14	_IN	T_S	TS		F	RO		0x	0	GF	PIO1	14 In	terru	ıpt	Sta	itus														
13		GPI	O13	_IN	T_S	TS		F	RO		0x	0	GF	기01	13 In	terru	ıpt	Sta	itus														
12		GPI	012	_IN	T_S	TS		F	RO		0x	0	GF	기01	12 In	terru	ıpt	Sta	itus														
11		GPI	011	_IN	T_S	TS		F	RO		0x	0	GF	기01	11 In	terru	ıpt	Sta	itus														
10		GPI	O10	_IN	T_S	TS		F	RO		0x	0	GF	기01	10 In	terru	ıpt	Sta	itus														
9		GP	109	_IN	T_S	TS		F	₹О		0x	:0	GF	2019) Inte	errup	ot S	Stat	us														
8		GP	108_	_IN ⁻	r_s	TS		F	30		0x	:0	GF	2015	3 Inte	errup	ot S	Stat	us														
7		GP	107_	_IN ⁻	r_s	TS		F	30		0x	:0	GF	2107	7 Inte	errup	ot S	Stat	us														
6		GP	106_	_IN ⁻	T_S	TS		F	30		0x	:0	GF	2106	3 Inte	errup	ot S	Stat	us														
5		GP	105_	_IN	T_S	TS		F	₹О		0x	:0	GF	201	5 Inte	errup	ot S	Stat	us														
4		GP	104	_IN	T_S	TS		F	₹О		0x	:0	GF	201	1 Inte	errup	ot S	Stat	us														
3:0			Res	serv	ed						0x	0																					

Table 78 GPIO_INT_STS Register

INTERRUPT CONTROLLER (IRQC) MODULE

BASE ADDRESS 0xF005_0000

INTERRUPT CONTROLLER (IRQC) FEATURES

- 10 interrupt inputs from peripheral modules, including cascaded GPIO input
- De-bounced input from the STANDBY pin
- Register control of the IRQ output pin
- 2 register-controlled software interrupts
- Configurable interrupt logic using edge or level detection
- · Individual Mask control for each interrupt
- Configurable FIRQ_N output to the Wake-Up FSM
- Configurable IRQ_N and FIRQ_N outputs to the Wake-Up FSM and HiFi EP[™] DSP Core

The IRQC module supports 11 inputs, comprising Interrupt signals from peripheral modules (eg. I2C Module), the cascaded input from the GPIO module, and also the de-bounced input from the STANDBY pin.

Any of the inputs may be selected as interrupt sources for the IRQC module, and used to generate the IRQ_N and FIRQ_N outputs to the HiFi EP^{TM} . A priority-encoded readback is available on the occurrence of an IRQ_N or FIRQ_N interrupt.

The FIRQ_N ('Fast Interrupt) signal is also an input to the CCM module, providing a configurable 'Wakeup' control signal.

Note that many of the peripheral module interrupt signals are also independently provided as direct inputs to the HiFi EP^TM .

The IRQC module provides software capability to generate user-defined interrupts to the HiFi EP^{TM} and also to directly control the \overline{IRQ} output pin logic level.

The inputs and outputs of the IRQC module are illustrated in Figure 15.

INPUT / OUTPUT CONTROL

Each signal described in the IRQC_DIR must be configured as an input or as an output. The software interrupts (bits [15:14] and the $\overline{\text{IRQ}}$ output (bit [0]) should be configured as outputs. All other bits should be configured as inputs.

The logic level each input is observable after de-metastability logic and inversion logic by reading IRQC_IN. When input inversion is selected (using IRQC_INV), value read from IRQC_IN will be the opposite logic level from the signal source.

In the case of output signals, these are controlled by the respective IRQC_OUT register bits. Note that these outputs are not affected by the IRQC_INV bits.

LEVEL/EDGE INTERRUPT CONTROL

The interrupt inputs are configured as level sensitive or edge sensitive using the IRQC_EDGE1 and IRQC EDGE0 registers.

In Level-sensitive configuration, the interrupt is asserted when the applicable logic level is detected. Active High is selected when IRQC_INV=0; Active Low is selected when IRQC_INV=1. Note that the interrupt cannot be cleared whilst the Active logic level is present (and unmasked) on the respective IRQC input.

In Edge-sensitive configuration, the interrupt is asserted when the applicable logic transition is detected. This may be the rising (leading) edge, falling (trailing) edge, or both edges. The active edge(s) will cause the respective IRQC_IRQ_STS and/or IRQC_FIRQ_STS bit to be set (as controlled by the respective mask bits). Note that the active edge(s) are inverted when IRQC_INV=1.



In each case, the interrupt status bits in the IRQC_IRQ_STS and IRQC_FIRQ_STS registers are latching bits, and are only cleared when a '1' is written to the respective bit in the IRQC_INT_CLR register. To observe successive interrupts, the IRQC_IRQ_STS and/or IRQC_FIRQ_STS bits must be cleared before another interrupt event can be registered.

To avoid false interrupts, the input signals must be in their respective de-asserted logic states when the interrupts are enabled. Note that the input inversion must be considered when determining the de-asserted logic state.

When a rising-edge interrupt is enabled and unmasked, the corresponding interrupt status will be asserted if the relevant input signal is logic 1. Similarly, when a falling-edge interrupt is enabled and unmasked, the corresponding interrupt status will be asserted if the relevant input is logic 0. In other words, the behaviour is effectively level-triggered at the point when the interrupt is initially configured.

If necessary, the interrupt service routines should take account of the behaviour described above, and should clear the respective interrupt(s) immediately after they are enabled, before they are unmasked.

The control sequence below is recommended to ensure false interrupts are avoided.

- Mask the interrupt using the mask bits in IRQC_IRQ_MSK and IRQC_FIRQ_MSK
- Configure the IRQC interrupt registers (including the enable bits in IRQC_INT_CTRL)
- Clear the interrupt using the IRQC_INT_CLR register
- Unmask the interrupt using IRQC_IRQ_MSK and IRQC_FIRQ_MSK

IRQC MODULE INTERRUPTS

An input is considered part of the interrupt system when the associated enable bit in IRQC_INT_CTRL is set. The register is cleared at reset. Consequently, no input signals are considered interrupt sources at reset.

The interrupt inputs are configured as level sensitive or edge sensitive using the IRQC_EDGE1 and IRQC_EDGE0 registers.

Each input may be individually masked from the IRQ_N interrupt structure by setting the corresponding IRQC_IRQ_MSK bit. The Mask bits are set by default, so the IRQ_N interrupt structure is disabled until the corresponding bit is enabled (using IRQC_INT_CTRL) and unmasked (using IRQC_IRQ_MSK).

Each input may be individually masked from the FIRQ_N interrupt structure by setting the corresponding IRQC_FIRQ_MSK bit. The Mask bits are set by default, so the FIRQ_N interrupt structure is disabled until the corresponding bit is enabled (using IRQC_INT_CTRL) and unmasked (using IRQC_FIRQ_MSK).

When a valid level or edge is detected on an interrupt input, the corresponding IRQC_IRQ_STS and/or IRQC_FIRQ_STS bit is set (provided that the corresponding input is enabled and unmasked on the respective IRQ_N or FIRQ_N structure). The status (_STS) bits are latching bits, and are only cleared when a '1' is written to the respective bit in the IRQC_INT_CLR register.

The IRQC_IRQ_STS register provides readback of all the enabled and unmasked interrupts that are unmasked on IRQ_N structure. The IRQC_IRQ_VECT register provides a readback of the single, highest priority unmasked & asserted IRQ_N interrupt.

The IRQC_FIRQ_STS register provides readback of all the enabled and unmasked interrupts that are unmasked on FIRQ_N structure. The IRQC_FIRQ_VECT register provides a readback of the single, highest priority unmasked & asserted FIRQ_N interrupt.

Note that 'highest priority' is implemented as the interrupt in the lowest-numbered bit position of the IRQC_IRQ_STS or IRQC_FIRQ_STS register. For example, the GPIO Interrupt (in bit [1]), is given higher priority than the SPI Interrupt (in bit [2]).

When one or more bit in the IRQC_IRQ_STS register is set, the IRQ_N input to the HiFi EP^{TM} is asserted. When one or more bit in the IRQC_FIRQ_STS register is set, the FIRQ_N input to the HiFi EP^{TM} is asserted. The IRQ_N and FIRQ_N signals are Active Low; these signals are inverted (Active High) as inputs to the HiFi EP^{TM} Core.

The IRQC interrupt control registers are illustrated in Figure 32.






Figure 32 IRQC Interrupts

IRQC MODULE REGISTER MAP

ADDRESS	REGISTER	DESCRIPTION	RESET VALUE
Base + 0x00	IRQC_OUT	IRQ Output	0x0000_0000
Base + 0x04	IRQC_IN	IRQ Input	Undefined
Base + 0x08	IRQC_DIR	IRQ Direction	0x0000_0000
Base + 0x0C	IRQC_INV	IRQ Inversion	0x0000_0000
Base + 0x10	IRQC_EDGE0	IRQ Edge Detection 0	0x0000_0000
Base + 0x14	IRQC_EDGE1	IRQ Edge Detection 1	0x0000_0000
Base + 0x18	IRQC_INT_CTRL	IRQ Interrupt Control	0x0000_0000
Base + 0x1C	IRQC_INT_CLR	IRQ Interrupt Clear	0x0000_0000
Base + 0x20	IRQC_IRQ_MSK	IRQ Interrupt Mask	0xFFFF_FFFF
Base + 0x24	IRQC_IRQ_VECT	IRQ Interrupt Vector	0x0000_0000
Base + 0x28	IRQC_IRQ_STS	IRQ Interrupt Status	0x0000_0000
Base + 0x2C	IRQC_FIRQ_MSK	IRQ Fast Interrupt Mask	0xFFFF_FFFF
Base + 0x30	IRQC_FIRQ_VECT	IRQ Fast Interrupt Vector	0x0000_0000
Base + 0x34	IRQC_FIRQ_STS	IRQ Fast Interrupt Status	0x0000_0000

Table 79 IRQC Register Definition

IRQC_OUT - IRQ OUTPUT REGISTER

												IRQ			C_C UT R			ΓEF	₹														
Addre	ss =	0xl	=00	5_00	00																				De	fau	ltν	/alue	, =	0x	000	0_0	000
31 30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	3 15	14		13	12	11	10	ć	9 8	3	7	6	5	5 4		3	2	1	0
BITS				FIELI			•	AC	/W CES	ss	RES VAL					•				•	DE	-	FIEL	_	ON					- U			•
31:16																																	
15	- 1																																
14	SW_INT1_OUT RW 0x0 Controls the logic level of the SW_INT1 signal																																
13	4 SW_INT1_OUT RW 0x0 Controls the logic level of the SW_INT1 signal																																
12								F	RW		0x	0	Re	ese	rved	- se	t t	0 0	on	ly													
11								F	RW		0x	(0	Re	ese	rved	- se	t t	0 0	on	ly													
10								F	RW		0х	(0	Re	ese	rved	- se	t t	0 0	on	ly													
9								F	RW		0x	(0	Re	ese	rved	- se	t t	0 0	on	ly													
8								F	RW		0x	(0	Re	ese	rved	- se	t t	0 0	on	ly													
7								F	RW		0х	(0	Re	ese	rved	- se	t t	0 0	on	ly													
6								F	RW		0х	(0	Re	ese	rved	- se	t t	0 0	on	ly													
5								F	RW		0x	(0	Re	ese	rved	- se	t t	0 0	on	ly													
4								F	RW		0x	(0	Re	ese	rved	- se	t t	0 0	on	ly													
3								F	RW		0x	(0	Re	ese	rved	- se	t t	0 0	on	ly													
2								F	RW		0x	(0	Re	ese	rved	- se	t t	0 0	on	ly													
1								F	RW		0x	(0	Re	ese	rved	- se	t t	0 0	on	ly													
0		II	RQ_	INT_	OŪ	Т		F	RW		0x	(0	Co	ont	rols t	he lo	ogi	ic le	eve	l of t	he Ī	RC	sigr	ıal	(ext	tern	al į	pin)					

Table 80 IRQC_OUT Register



IRQC_IN - IRQ INPUT REGISTER

													IRC			QC_I		TF	FR															
Add	ress	s =	0xF	005	_00	04								<u></u>			0.0		<u>`</u>						[Def	fault	t v	alue	= 0)x(0000)_0	000
31 3	0 2	29	28	27	26	25	24	23	22	21	20	19	18	17	16	3 15	14	1	13	12	11	10	9	8	7	7	6	5	4	3		2	1	0
BITS	3				ELI					/W CES	s	RES VAI										DE		IEL RIF		N			ı					ı
31:16	6			Res	serv	ed						0>	(0																					
15										RO		0>	_	1		erved																		
14	3 Reserved 0x0																																	
13	2 Reserved 0x0																																	
11	2 Reserved 0x0 Indicates the TMR2 (Timer 2) Interrunt logic level. Readback is after or															de-																		
10			Т	MR1	_IN	T_I	٧		F	RO		0>	(Ο	Inc	dic		he T	٦N	/IR1	(T	imer	1) lı	nte	rrup	t log	gic	leve	el.	Read	bac	ck	is a	ter	de-
9)MA	_IN ⁻	T_IN	I		F	RO		0>	(Ο			ates t istabil															e-			
8			٧	VDT	_IN	T_IN	I		F	RO		0>	(Ο			ates t de-m																		is
7			S	TBY	_IN	T_IN	١		F	RO		0>	(Ο			ates t istabil							•	_							aft	ter d	e-	
6				I2C_	INT	_IN			F	RO		0>	(Ο			ates t and I												is	after	de	-m	etas	stat	oility
5			P	AIF2 _.	_IN ⁻	T_IN	l		F	RO		0>	(Ο			ates t istabil															e-			
4			P	AIF1	_IN ⁻	T_IN	l		F	RO		0>	(Ο			ates t istabil						_									e-			
3			U	ART	_IN	T_IN	١		F	RO		0>	(Ο			ates t istabil						•	•								de	; -		
2			;	SPI_	INT	_IN			F	RO		0×	(Ο			ates t stabil						_									-			
1			G	SPIO	_IN	T_IN	١		F	RO		0>	(Ο			ates t stabil						,	_								de-	-		
0									F	₹О		0>	(0	Re	ese	erved	- rea	ad	ls ba	ack	(0 o	nly												

Table 81 IRQC_IN Register

IRQC_DIR - IRQ DIRECTION REGISTER

													ı	RQ I			_	DIR REG	IST	ER												
A	ddr	ess	= 0	xF0	05_	_00	80																		De	efau	lt va	lue	= 0	x000	0_0	000
31																14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
В	BITS FIELD S/W RESET ACCESS VALUE																			DE	FII SCF	ELD RIPT		ı								
31	:16			F	Res	serv	/ed						C	x0																		
1	15			SW	<u></u> II	NT2	2_DIF	₹		F	RW		C	x0	Se	elect	s th	e SV	V_IN	IT2 :	signa	al dir	ectio	on. 1	1 = 0	outpu	ut.					
1	14			SW	<u>/_</u> II	NT1	_DIF	₹		F	RW		C	x0	Se	elect	s th	e SV	V_IN	IT1 :	signa	al dir	ectio	on. 1	1 = c	outpu	ut.					
1	13			F	Res	serv	/ed						C	x0																		



												IR	Q D			C_D		ISTI	ER												
Ad	dres	ss =	0xF	005	_00	08																		De	faul	lt v	alue	= (x00	00_	0000
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Bľ	TS	S FIELD NAME S/W ACCESS RESET VALUE FIELD DESCRIPTION Reserved 0x0															I		1												
1.	2																														
1	1	TMR2_INT_DIR RW 0x0 Selects the TMR2 (Timer 2) Interrupt of															ot di	recti	on. (0 =	inpu	t.									
1	0																TV	IR1	(Tim	er 1) Inte	errup	ot di	recti	on. (0 =	inpu	t.			
()		D	MA_	INT	_DII	R		F	RW		0x	0	Se	elect	s the	DN	1A Ir	nterr	upt	direc	tion.	0 =	inpı	ut.						
8	3		W	/DT_	INT	_DII	R		F	RW		0x	:0	Se	elect	s the	WE) TC	Wate	chdc	g Ti	mer)	Inte	errup	ot dir	rect	tion.	0 =	inpu	t.	
7	7		S	TBY_	_INT	Γ_DI	R		F	RW		0x	0	Se	elect	s the	ST	ANI	DBY	Inte	errup	t dire	ectio	on. 0) = ir	npu	t.				
6	ć		L	2C_I	NT_	DIF	₹		F	RW		0x	0	Se	elect	s the	120	Inte	erru	pt di	recti	on. C) = i	nput							
5	5		Α	IF2_	INT	_DIF	₹		F	RW		0x	(0	Se	elect	s the	AIF	2 In	nterr	upt o	lirec	tion.	0 =	inpu	ut.						
4	ļ		Α	JF1_	INT	_DIF	₹		F	RW		0x	(0	Se	elect	s the	AIF	1 In	nterr	upt o	lirec	tion.	0 =	inpu	ut.						
3	3		U	ART_	_IN1	Γ_DI	R		F	RW		0x	:0	Se	elect	s the	UA	RT	Inte	rrupt	dire	ctior	ո. 0	= inp	out.						
2	2		5	SPI_I	INT_	DIF	₹		F	RW		0x	:0	Se	elect	s the	SP	I Int	erru	pt di	recti	on. () = i	nput	i.						
1			G	PIO_	INT	_DI	R		F	RW		0x	:0	Se	elect	s the	GF	l Ol	nter	rupt	dire	ction	. 0 =	= inp	ut.						
()		H	RQ_I	INT_	_DIF	?		F	RW		0x	0	Se	elect	s the	iR(วิ ๐น	ıtput	pin	dire	ction	. 1 =	out=	tput.						

Table 82 IRQC_DIR Register

IRQC_INV - IRQ INVERSION REGISTER

										IR	Q IN	IR IVEF		_IN		IST	ER													
Addre	ss =	0xF0	005_00	00C																		De	faul	lt١	alue	, =	0x	0000	00	00
31 30	29	28	27 26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	5 4		3	2	1	0
BITS			FIEL				AC	/W CES	s	RES VAL						•			DE		IELD RIP1				•					
31:16			Reser	ved						0x	0																			
15	4 RW 0x0 Reserved - set to 0 only																													
14	4 RW 0x0 Reserved - set to 0 only 3 Reserved 0x0																													
13	13 Reserved 0x0 12 Reserved 0x0																													
12	3 Reserved 0x0 2 Reserved 0x0 Selects the TMR2 (Timer 2) Interrupt input inversion																													
11	2 Reserved 0x0 Selects the TMR2 (Timer 2) Interrupt input inversion																													
10		TM	R1_IN	IT_IN	1/		F	W		0x	0						(Tim = in		,	erru	upt in	put i	nver	sic	on.					
9		DN	//A_IN	T_IN	V		F	RW		0x	0						nterr = in	•	•	: inv	versi	on.								
8		WI	DT_IN	T_IN	V		F	RW		0x	0					•	Wate = in		•	me	r) Int	errup	ot inp	out	inve	ersi	on.			
7		ST	BY_IN	T_IN	1/		F	RW		0x	0						DBY = in			t in	put i	nver	sion							
6		12	C_INT	_IN/	/		F	RW		0x	0						erru _l = in		•	nve	ersior	۱.								
5		All	F2_IN	T_IN	V		F	RW		0x	0						nterri in =	•	•	inv	ersio/	on.								
4		All	F1_IN ⁻	T_IN	V		F	RW		0x	0						nterri = in	•	•	inv	ersio/	on.								



											IR	RQ IN			_		ISTE	ΞR												
Add	res	s =	0xF	005_00)0C																		De	faul	t va	lue	= 0x	000	0_00	000
31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7														7	6	5	4	3	2	1	0									
RQ INVERSION REGISTER														DE			ION	,												
3	RQ INVERSION RESERVED RESERVE																		•	ıt inv	ersi	on.								
2	1 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 BITS FIELD S/W RESET FIELD DESCRIPTION 3																													
1			GF	PIO_IN	T_IN	V		F	RW		0x	:0		elects = no					•	•	t inv	ersic	on.							
0								F	RW		0x	:0	Re	eserv	ed -	set	to 0	on	ly											

Table 83 IRQC_INV Register

EDGE DETECTION

The interrupt inputs are configured as level sensitive or edge sensitive using the IRQC_EDGE1 and IRQC_EDGE0 registers, as described in Table 84.

IRQC_EDGE1	IRQC_EDGE0	DESCRIPTION
0	0	Level Sensitive
0	1	Leading Edge
1	0	Trailing Edge
1	1	Dual Edge Interrupt

Table 84 IRQC Edge Detection Control

In Level-sensitive configuration, the interrupt is asserted when the applicable logic level is detected. Active High is selected when IRQC_INV=0; Active Low is selected when IRQC_INV=1. Note that the interrupt cannot be cleared whilst the Active logic level is present (and unmasked) on the respective IRQC input.

In Edge-sensitive configuration, the interrupt is asserted when the applicable logic transition is detected. This may be the rising (leading) edge, falling (trailing) edge, or both edges. The active edge(s) will cause the respective IRQC_IRQ_STS and/or IRQC_FIRQ_STS bit to be set (as controlled by the respective mask bits). Note that the active edge(s) are inverted when IRQC_INV=1.

IRQC_EDGE0 - IRQ EDGE DETECTION 0 REGISTER

		IF		RQC_EDGE0 DETECTION 0 REGISTER											
Addres	ss = 0xF005_0010			Default value = 0x0000_0000											
31 30	29 28 27 26 25 24 23	22 21 20	19 18	17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0											
BITS	FIELD NAME	S/W ACCESS	RESET VALUE	FIELD DESCRIPTION											
31:16	5 RW 0x0 Reserved - set to 0 only														
15	RW 0x0 Reserved - set to 0 only RW 0x0 Reserved - set to 0 only														
14	RW 0x0 Reserved - set to 0 only														
13	RW 0x0 Reserved - set to 0 only Reserved 0x0														
12	Reserved 0x0														
11	TMR2_INT_EDGE0	RW	0x0	Selects Level or Edge interrupt detection, depending on *EDGE1											
10	TMR1_INT_EDGE0	RW	0x0	Selects Level or Edge interrupt detection, depending on *EDGE1											
9	DMA_INT_EDGE0	RW	0x0	Selects Level or Edge interrupt detection, depending on *EDGE1											
8	WDT_INT_EDGE0	RW	0x0	Selects Level or Edge interrupt detection, depending on *EDGE1											
7	STBY_INT_EDGE0	RW	0x0	Selects Level or Edge interrupt detection, depending on *EDGE1											
6	I2C_INT_EDGE0	RW	0x0	Selects Level or Edge interrupt detection, depending on *EDGE1											
5	AIF2_INT_EDGE0	RW	0x0	Selects Level or Edge interrupt detection, depending on *EDGE1											
4	AIF1_INT_EDGE0	RW	0x0	Selects Level or Edge interrupt detection, depending on *EDGE1											
3	UART_INT_EDGE0	RW	0x0	Selects Level or Edge interrupt detection, depending on *EDGE1											
2	SPI_INT_EDGE0	RW	0x0	Selects Level or Edge interrupt detection, depending on *EDGE1											
1	GPIO_INT_EDGE0	RW	0x0	Selects Level or Edge interrupt detection, depending on *EDGE1											
0		RW	0x0	Reserved - set to 0 only											

Table 85 IRQC_EDGE0 Register

IRQC_EDGE1 - IRQ EDGE DETECTION 1 REGISTER

	IRQC_EDGE1 IRQ EDGE DETECTION 1 REGISTER																															
Ad	dre	ss =	29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 FIELD NAME Reserved S/W ACCESS VALUE 0x0																					De	faul	lt v	/alu	е :	= 0x	000	0_0	000
31	30	29	28	27	7 26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	5 4	1	3	2	1	0
ВІ	TS					_			_		s										DE				l		•					,
31:	16																															
1:	5	RW 0x0 Reserved - set to 0 only																														
14	4	RW 0x0 Reserved - set to 0 only																														
1:	3			R	eserv	ed						0x	0																			
1:	2			R	eserv	ed						0x	:0																			
1	1		TMF	R2_	_INT_	ED	GE1		F	RW		0x	:0	Se	lect	s Le	vel c	or Ed	dge	inter	rupt	dete	ectio	n, d	eper	ndi	ing c	n '	*ED	GEO)	
10	0		TMF	R1_	_INT_	ED	GE1		F	RW		0x	:0	Se	lect	s Le	vel c	or Ed	dge	inter	rupt	dete	ectio	n, d	eper	ndi	ing c	n '	*ED	GEO)	
9)		DM	Α_	INT_I	ED	GE1		F	RW		0x	0	Se	lect	s Le	vel c	or Ed	dge	inter	rupt	dete	ectio	n, d	eper	ndi	ing c	n '	*ED	GEO)	
8	3		WD	T_	INT_I	ED	GE1		F	RW		0х	0	Se	lect	s Le	vel c	or Ed	dge	inter	rupt	dete	ectio	n, d	eper	ndi	ing c	n '	*ED	GEO)	
7	,		STE	BY_	_INT_	ED	GE1		F	RW		0x	0	Se	lect	s Le	vel d	or Ed	dge	inter	rupt	dete	ectio	n, d	eper	ndi	ing c	n '	*ED	GEO)	_
6	6		120	C_I	NT_E	DG	E1		F	RW		0x	0	Se	lect	s Le	vel c	or Ed	dge	inter	rupt	dete	ectio	n, d	eper	ndi	ing c	n '	*ED	GEO)	_
5	5		AIF	2_	INT_I	EDO	GE1		F	RW		0x	:0	Se	lect	s Le	vel c	or Ed	dge	inter	rupt	dete	ectio	n, d	eper	ndi	ing c	n '	*ED	GE0)	
4	ļ.		AIF	1_	INT_I	EDO	GE1		F	RW		0х	:0	Se	lect	s Le	vel c	or Ed	dge	inter	rupt	dete	ectio	n, d	eper	ndi	ing c	n '	*ED	GE0)	



											IR	Q E		RQ		•			SIS.	TER											
1	١dd	ires	s =	0xF	005_00	14																		De	faul	t val	ue	= 0>	(000	0_0	000
3	1 :	30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 TIS FIELD S/W RESET															14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
I	зіт																				DE		ELD RIPT	ION							
	3			UAR	RT_INT_	EDO	GE1		F	RW		0>	κ0	Se	elect	ts Le	vel	or Ed	dge	inter	rupt	dete	ectio	n, d	eper	nding	g on	*ED	GEO)	
	2			SP	I_INT_E	EDG	E1		F	RW		0>	(0	Se	elect	ts Le	evel	or Ed	dge	inter	rupt	dete	ectio	n, d	eper	nding	g on	*ED	GEO)	
	1			GPI	O_INT_	EDO	SE1		F	RW		0>	(0	Se	lec	ts Le	evel	or Ed	dge	inter	rupt	dete	ectio	n, d	eper	nding	on	*ED	GEO)	
	0								F	RW		0>	(0	Re	ser	ved	- se	to C	on	ıly											

Table 86 IRQC_EDGE1 Register

IRQC_INT_CTRL - IRQ INTERRUPT CONTROL REGISTER

										IRC) INT			_	NT_				STE	₹												
Addre	ss =	0xF	00	5_00	18																			De	fau	lt v	alue	=	0x	0000	0_0	000
31 30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	3 12	2 11	10)	9	8	7	6	5	4		3	2	1	0
BITS		F	IEL	D N	AME	•		_	S/W CES	s	RES VAL								FI	ELI	ם כ	DES	CR	IPTI	ION							
31:16	Reserved 0x0																															
15	RW 0x0 Res															- set	to	0 or	าly													
14	RW 0x0 Re															- set	to	0 or	าly													
13	Reserved 0x0																															
12			Re	eserv	ed						0x	:0																				
11		TM	R2_	IRQ	C_E	NA		F	RW		0x	:0	Er	nab	les T	MR2	2 (T	ime	r 2) a	s ar	ı ir	nput	to 1	the I	IRQ	CI	nterr	up	t lo	gic		
10		TM	R1_	IRQ	C_E	NΑ		F	RW		0x	0	Er	nab	les T	MR1	(T	ime	r 1) a	s ar	ı ir	nput	to 1	the I	IRQ	CI	nterr	up	t lo	gic		
9		DN	1A_I	IRQC	_E1	NA		F	RW		0x	0	Er	nab	les D	MA	as	an ir	nput t	o th	ie l	RQ	C Ir	nteri	rupt	log	jic					
8		WE	DT_	IRQ	C_EI	NA		F	RW		0x	0	Er	nab	les V	/DT	(W	atch/	idog ⁻	Tim	er)	as a	an i	npu	t to	the	IRC	C	Inte	errup	t lo	gic
7		STI	BY_	IRQ	C_E	NA		F	RW		0x	0	Er	nab	les S	TAN	IDE	ЗҮ а	as an	inp	ut t	to th	e IF	RQC	C Int	err	upt l	ogi	С			
6		12	C_II	RQC	_EN	IΑ		F	RW		0x	:0	Er	nab	les l2	C a	s aı	n inp	out to	the	IR	QC	Int	erru	ıpt lo	ogio)					
5		AIF	⁻ 2_l	IRQC	_E	NΑ		F	RW		0x	:0	Er	nab	les A	IF2	as a	an ir	nput t	o th	e I	RQ	C Ir	nterr	upt	log	ic					
4		AIF	-1_I	IRQC	EN_E	NΑ		F	RW		0x	:0	Er	nab	les A	IF1	as a	an ir	nput t	o th	e I	RQ	C Ir	nterr	upt	log	ic					
3		UAI	RT_	IRQ	C_E	NA		F	RW		0x	0	Er	nab	les U	AR1	as	s an	input	to	the	IRC	C	Inte	rrup	t lo	gic					
2		SF	PI_II	RQC	_EN	ΙA		F	RW		0x	0	Er	nab	les S	PI a	s a	n inp	out to	the	: IF	RQC	Int	erru	ıpt l	ogio	2					
1		GP	10_	IRQ	C_E	NA		F	RW		0x	:0	Er	nab	les G	PIO	as	an i	input	to t	he	IRQ	СІ	nter	rrup	t lo	gic					
0								F	RW		0x	:0	Re	ese	rved	- set	to	0 or	nly													

Table 87 IRQC_INT_CTRL Register



IRQC_INT_CLR - IRQ INTERRUPT CLEAR REGISTER

											IF	RQ IN				INT	_			IST	ER													
Addres	ss =	0xF	=00	5_00)1C																					De	fau	lt v	alue) =	= 0x	000	0_0	000
31 30	29	28	2	7 26	25	5 2	24	23	22	21	20	19	18	17	16	3 15	14	1	13	12	11	10	ć	9 8		7	6	5	4		3	2	1	0
BITS		F	ΞIE	LD N	AM	E		Ţ,	S AC	/W CES	s	RES VAL					•				FI	ELD	D	ESC	RI	PTI	ON							
31:16			R	eser	ved							0х	:0																					
15																																		
14																0 0	onl	ly																
13	Reserved 0x0																																	
12	Reserved 0x0																																	
11		TM	R2	_IRC	C_C	CL	R		V	/ O		0x	0	W	rite	'1' t	o cle	ar	r TN	MR2	2 (Ti	mer	2)	Inter	rup	pt (1	ГМБ	R2_	IRQ	_s	STS)		
10		TM	R1	_IRC	C_C	CL	R		V	/ O		0x	0	W	rite	'1' t	o cle	ar	r TN	MR1	l (Ti	mer	1)	Inter	rup	pt (1	ГМБ	R1_	IRQ	_s	STS)		
9		D۱	ЛA_	_IRQ	C_C	CLF	₹		٧	/ O		0х	0	W	rite	'1' t	o cle	ar	r DI	MA	Inte	rupt	(E)MA	_IR	RQ_	ST	S)						
8		WI	DT_	_IRQ	C_C	CLF	₹		V	/ O		0x	0	W	rite	'1' t	o cle	ar	r W	DT	(Wa	tchd	log	Tim	er)) Int	erru	upt	(WD	Τ_	IRC	2_S	TS)	
7		ST	BY	_IRC	C_0	CLI	R		V	/0		0х	0	W	rite	'1' t	o cle	ar	r S	TAN	IDB,	Y Int	ter	rupt	(S	TBY	_IF	RQ_	STS	3)				
6		12	C_	IRQ	C_C	LR			V	/ O		0x	:0	W	rite	'1' t	o cle	ar	r 120	C In	nterr	upt (120	C_IR	Q_	ST	S)							
5		ΑII	F2_	IRQ	C_C	LF	₹		V	/ O		0x	:0	W	rite	'1' t	o cle	ar	١A	F2	Inter	rupt	(A	IF2_	ΙR	Q_9	STS	3)						
4		ΑII	F1_	IRQ	c_c	LF	۲ _		V	/ O		0x	:0	W	rite	'1' t	o cle	ar	۱A	F1 I	Inter	rupt	(A	JF1_	IR	Q_9	STS	3)						
3		UA	RT	_IRG	C_C	CL	R		V	/0		0х	:0	W	rite	: '1' t	o cle	ar	r U/	4RT	Inte	errup	ot (UAF	T_	IRC	2_S	STS	5)					
2		SI	PI_	IRQ	C_C	LR			V	/0		0х	:0	W	rite	'1' t	o cle	ar	r SF	Pl Ir	nterr	upt (SF	PI_IR	Q	_ST	S)							
1		GF	PIO	_IRQ	C_C	CLI	R		V	/O		0х	:0	W	rite	'1' t	o cle	ar	r GI	PIO	Inte	rrup	t (0	GPIC)_I	RQ	_s	TS)						
0									V	/0		0x	0	Re	ese	rved	- se	t t	0 0	onl	ly													

Table 88 IRQC_INT_CLR Register

IRQC_IRQ_MSK - IRQ INTERRUPT MASK REGISTER

	30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 TS																ISTE	ĒR														
Ad	Selects wheel Selects whee																						Def	faul	t va	alue	e =	0xl	FFFI	F_F	FFF	
31	TMR2_IRQ_MSK RW Ox1 TMR2_IRQ_MSK TMR2_IRQ_M														15	14	13	12	11	10	9	8	7	6	Ę	5	4	3	2	1	0	
Bľ	BITS FIELD NAME S/W ACCESS RESET VALUE FIELD DESCRIPTION 31:16 Reserved 0x7 15 RW 0x1 Reserved - set to 1 only															ION		•	i)		•											
31:	Address = 0xF005_0020																															
1:	SITS FIELD NAME S/W RESET VALUE															to 1	onl	y														
1	TMR2_IRQ_MSK RW Ox1 TMR2_IRQ_MSK TMR2_IRQ_M														ved ·	- set	to 1	onl	y													
1:	Address = 0xF005_0020 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 BITS FIELD NAME S/W ACCESS VALUE 31:16 Reserved 0x7 15 RW 0x1 Reserved - set to 13 Reserved 0x1 12 Reserved 0x1 TMR2 IRO MSK RW 0x1 Selects whether interrupt will not to 15 interrupt will not 15 interrupt wi																															
1:	2			Re	serv	ed						0x	:1																			
1	1		ΤM	1R2 ₋	_IRG)_M	SK		F	RW		0x	:1	int the	erru e IR	ipt w QC_	ill no IRQ	ot tri	gger :CT	the logic	TMF	,		•							fron	n
1	0		ΤM	1R1_	_IRC	Q_M\$	SK		F	RW		0x	:1	int the	erru e IR	s whole the second seco	ill no IRQ	ot tri	gger :CT	the logic	TMF	,		•							fron	n



	IRQC_IF IRQ INTERRUPT Address = 0xF005_0020															_			ilS	STE	R																
Ad	1 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16																										De	fau	lt ۱	va	lue	=	0xF	FFI	F	FFF	
31	30	29	28	2	7 2	26	25	24	23	22	21	20	1	9 18	17	10	6 1	5	14	13	,	12	11	10	ć	9	8	7	6		5	4		3	2	1	0
BI.	TS			= 1 =	1 D	NI A	AME			;	S/W		R	ESET										ELC	חו	EQ	CE	IDT				- 1				l .	<u> </u>
ы	13				LD	147	- <ivi l<="" th=""><th>_</th><th></th><th>AC</th><th>CES</th><th>SS</th><th>V</th><th>ALUE</th><th></th><th>_</th><th></th><th></th><th></th><th>_</th><th></th><th></th><th></th><th></th><th></th><th></th><th></th><th></th><th></th><th></th><th>_</th><th></th><th></th><th></th><th></th><th></th><th></th></ivi>	_		AC	CES	SS	V	ALUE		_				_											_						
9	9 DMA_IRQ_MSK RW													0x1	triç IR	gg Q(cts v er th C_IF Enal	ne [RQ_	OM/ _VE	A_IF	RC Ic	Q_S ogic	STS :.											rrup	ot w	ill no	ot
8	8 WDT_IRQ_MSK RW													0x1	int IR	er Q0		wil	l no _VE	t tri	gg	ger ogic	the		_			,		•						mas rom	ked the
7	7		SI	ΓB	/ _IF	RQ	_M	SK		RW			0x1	no IR	t ti Q(cts v rigg C_IF Enat	er t RQ_	he _VE	STE CT	3Y Ic	_IF	RQ_ :.												nter	rupt	will	
6	6		12	2C_	_IR	Q_	MS	K		l	RW			0x1	triç IR	gg Q(cts ver the C_IF	ne I RQ_	2C_ _VE	_IR(Q_ lc	_ST ogic	'S t	•									err	upt	will	not	
5	5		Α	IF2	!_IR	RQ_	_MS	SK			RW			0x1	triç IR	gg Q(cts ver the C_IF	ne A RQ_	AIF2 _VE	2_IF	RC Ic	Q_S ogic	TS :.	•										rrup	ot wi	II nc	ot
4	1		Α	IF1	_IR	RQ_	_MS	SK		ı	RW			0x1	triç IR	gg Q(cts ver the C_IF	ne A RQ_	AIF	1_IF	RC Ic	Q_S ogic	TS :.	•										rrup	t wi	ll nc	ot
3	3		UA	\R	T_II	RQ	_M:	SK		I	RW			0x1	triç IR	gg Q(cts ver the C_IF	ne l RQ_	JAF _VE	RT_I CT	IR Ic	Q_ gic	ST											erru	ıpt v	vill r	not
2	2		S	iPI <u>.</u>	_IR	Q_	MS	K		ļ	RW			0x1	triç IR	gg Q(cts ver the C_IF	ne S RQ_	SPI _VE	_IR(Q_ lc	_S1 ogic	TS t :.	•									terr	upt	will	not	
1	1		GI	PIC)_IF	RQ	_M\$	SK		I	RW			0x1	triç IR	gg Q(cts v er th C_IF Enal	ne (RQ_	GPI _VE	O_I CT	R	Q_: ogic	STS											erru	pt w	ill n	ot
C)										RW			0x1	Re	ese	erve	d -	set	to 1	1 (only	/														

Table 89 IRQC_IRQ_MSK Register

IRQC_IRQ_VECT - IRQ INTERRUPT VECTOR REGISTER

		IF		QC_IRQ_VECT RUPT VECTOR REGISTER											
Addre	ss = 0xF005_0024			Default value = 0x0000_0000											
31 30	29 28 27 26 25 24 2	3 22 21 20	19 18	17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0											
BITS	FIELD NAME	S/W ACCESS	RESET VALUE	FIELD DESCRIPTION											
31:5	31:5 Reserved Ox000_ O000 Indicates which highest priority interrupt is currently asserted in the IRQC_IRQ_STS register. Highest priority is implemented as the interrupt in the lowest-numbered bit position of the IRQC_IRQ_STS register. The same priority is represented in the coding of IRQC_IRQ_VECT - the GPIO Interrupt is														
4:0	IRQC_IRQ_VECT	RO	0x00	IRQC_IRQ_STS register. Highest priority is implemented as the interrupt in the lowest-numbered											

Table 90 IRQC_IRQ_VECT Register

${\tt IRQC_IRQ_STS-IRQ\ INTERRUPT\ STATUS\ REGISTER}$

											IR	Q IN				IRQ STA			GIS.	ΓER											
Ad	dre	ss =	0xF	00	5_00	28																		De	faul	t va	lue	= 0	k000	0_0	000
31	30	29	28	27	7 26	25	5 24	23	22	21	20	19	18	17	16	3 15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
ВГ	ACCESS VALUE 1:16 Reserved 0x0 15 RO 0x0 Reserved - reads back 0 only																														
31:	BITS FIELD NAME ACCESS VALUE FIELD DESCRIPTION 31:16 Reserved 0x0 15 RO 0x0 Reserved - reads back 0 only 14 RO 0x0 Reserved - reads back 0 only																														
1:	ACCESS VALUE																														
1-	4								F	RO		0x	(0	Re	ese	erved	- rea	ads I	oack	0 0	าly										
1:	3			R	eserv	ed						0x	(0																		
1:	2			R	eserv	ed						0x	(0																		
1	1		ΤN	1R2	2_IRC	Q_S	TS		F	30		0x	(0	ΤN	ΛR	2 (Tir	ner 2	2) In	terrı	upt S	tatu	S									
1	0		ΤN	1R	1_IRC	Q_S	TS		F	30		0x	(0	ΤN	ΛR	1 (Tir	ner 1	1) In	terru	upt S	tatu	S									
ç)		DI	MΑ	_IRQ	_S	TS		F	₹О		0x	(0	DN	ИΑ	Inter	rupt	Stat	tus												
8	3		W	DΤ	_IRQ	_S	TS		F	30		0х	(0	W	DT	(Wa	chd	og T	ïme	r) Int	erru	pt S	tatus	3							
7	7		ST	В١	/_IRG	L_S	TS		F	30		0x	(0	S	ΓΑΙ	NDB	/ Int	erru	pt S	tatus	6										
6	3		12	2C_	_IRQ_	_ST	s		F	₹О		0х	(0	120	CI	nterru	ıpt S	tatu	s												
5	5		Al	IF2	_IRQ	_S	TS		F	₹О		0x	(0	All	F2	Inter	rupt	Stat	us												
4	1		Al	lF1	_IRQ	_S	TS		F	₹О		0x	(0	All	F1	Inter	rupt	Stat	us												



											IR	Q IN			_		_		SIST	ΓER									
A	31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1															000													
31	Address = 0xF005_0028 1																												
В	30 29 28 27 26 25 24 23 22 21 20 19 18 17 19 18 17 19 18 17 19 18 17 19 18 17 19 18 17 19 18 17 19 18 17 19 18 17 19 18 17 19 18 17 19 19 19 19 19 19 19																			FI	ELD	DES	SCR	IPT	ION				
	3		U٨	RT_	_IRG	_S1	ΓS		F	20		0:	к0	UA	١RT	Inte	errup	t Sta	atus										
	2		S	PI_I	RQ_	STS	S		F	₹О		0:	к0	SF	Pl In	terru	ıpt S	Statu	s										
	1		GF	PIO_	IRC	ST	s		F	२०		0:	к0	GI	PIO	Inte	rrupt	Sta	tus										•
	0								F	30		0:	к0	Re	ser	ved	- rea	ads b	ack	0 0	ıly								

Table 91 IRQC_IRQ_STS Register

IRQC_FIRQ_MSK - IRQ FAST INTERRUPT MASK REGISTER

								ı	RQ	FAS			_	IRQ UPT I	_			GIS	STE	R											
Addre	ss =	0xF	005_00	2C																			Def	faul	lt v	alue	, =	0xl	FFF	F_F	FFF
31 30	29	28	27 26	25	24	23	22	21	20	19	18	17	16	3 15	14	1	3	12	11	10	9	8	7	6		5	4	3	2	1	0
BITS		F	IELD N	АМЕ	=		_	S/W CES	S	RES VAI	SET LUE								FII	ELD	DE	SCI	RIPT	101	١						
31:16			Reserv	/ed						0>	ر7																				
15							F	RW		0>	(1	Re	ese	rved	- set	to	o 1 d	only	y												
14							F		0>	(1	Re	ese	rved	- set	to	o 1 d	only	y													
13			Reserv	/ed				0>	(1																						
12 Reserved 0x1 Selects whether TMR2 (Timer 2) Interrupt is masked. A masket interrupt will not trigger the TMR2 FIRQ. STS bit and is disable.																															
13 Reserved 0x1 12 Reserved 0x1 Selects whether TMR2 (Timer 2) Interrupt is masked. A masked interrupt will not trigger the TMR2_FIRQ_STS bit, and is disabled the IRQC_FIRQ_VECT logic. 0 = Enabled; 1 = Masked. Selects whether TMR1 (Timer 1) Interrupt is masked. A masked interrupt will not trigger the TMR1. FIRQ. STS bit, and is disabled interrupt will not trigger the TMR1. FIRQ. STS bit, and is disabled interrupt will not trigger the TMR1.																om															
10	13 Reserved 12 Reserved Ox1 Selects whether TMR2 (Timer 2) Interrupt is masked. A masked interrupt will not trigger the TMR2_FIRQ_STS bit, and is disabled the IRQC_FIRQ_VECT logic. 0 = Enabled; 1 = Masked. Selects whether TMR1 (Timer 1) Interrupt is masked. A masked interrupt will not trigger the TMR1. FIRQ. STS bit, and is disabled interrupt will not trigger the TMR1. FIRQ. STS bit, and is disabled interrupt will not trigger the TMR1.																om														
9		DM	A_FIRG	Q_M	SK		F	RW		0x	c 1	trig IR	gge QC	cts wher the C_FIR	DM Q_V	A_ /E	FIF	RQ_ log	_ST: ic.										pt w	ill n	ot
8		WD	T_FIRC	Q_M:	SK		F	RW		0x	c 1	int the	err e IF	cts who upt we RQC_	ill no FIR	ot Q	trigg _VE	ger CT	the log	WD.											
7		STE	3Y_FIRO	Q_M	ISK		F	RW		0>	k1	no IR	t tr QC	cts whigger C_FIR Enable	the Q_V	S'	TBY CT	_F log	IRQ ic.											rrup	t will
6		120	C_FIRQ	_MS	SK		F	RW		0>	c1	trig IR	gge QC	cts wher the C_FIR	12C <u>.</u> Q_V	_F /E	IRC CT	Q_S log	STS ic.									rupt	wil	l no	t



									II	RQ	FAS			_	IRQ JPT N	_			ISTE	R											
Addres	Address = 0xF005_002C 1																														
31 30	29	28	27 26	3 2	5	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7		6	5	4	3	2	1	0
BITS		F	IELD I	NAN	ΛE			_		s									FI	ELD	D	ESCI	RIP	TIC	ON		I			I	
5	trigger the AIF2_FIRQ_STS bit, and is disabled from the IRQC_FIRQ_VECT logic. 0 = Enabled; 1 = Masked. Selects whether AIF1 Interrupt is masked. A masked interrupt will not trigger the AIF1_FIRQ_STS bit, and is disabled from the														ot																
4	AIF2_FIRQ_MSK RW Ox1 trigger the AIF2_FIRQ_STS bit, and is disabled from the IRQC_FIRQ_VECT logic. 0 = Enabled; 1 = Masked. Selects whether AIF1 Interrupt is masked. A masked interrupt will not trigger the AIF1_FIRQ_STS bit, and is disabled from the IRQC_FIRQ_VECT logic. 0 = Enabled; 1 = Masked.															ot															
3		UAF	RT_FIF	RQ_	MS	SK		R	:W		0x	1	Se trig IR	elec gge QC	cts wh	ethe UAF Q_V	er U RT_ 'EC	IAR FIR T lo	Γ Inte Q_S gic.										upt v	vill r	not
2		SP	PI_FIRG	Q_N	//Sł	K		R	2W		0x	1	triç IR	gge QC	ets wher the C_FIR	SPI_ Q_V	_FII EC	RQ_ T lo	STS gic.	•								rrup	t will	not	
1		GPI	IO_FIF	Q_I	MS	SK		R	2W		0x	1	trig IR	gge QC	cts wher the C_FIR	GPI Q_V	O_I EC	FIR(T lo	Q_ST gic.										ıpt v	ill n	ot
0								R	W		0x	1	Re	ese	rved -	set	to	1 on	ly												

Table 92 IRQC_FIRQ_MSK Register



IRQC_FIRQ_VECT - IRQ FAST INTERRUPT VECTOR REGISTER

							IR	Q F	AST		_	_	IRQ PT VI	_			GIS	STE	:R												
Addres	ss =	0xF	005_00	30																			Def	faul	t v	alue	= ()x(0000	_0	000
31 30	29	28	27 26	25	24 23	22	21	20	19	18	17	16	3 15	14	13	3 1:	2 1	1	10	9	8		7	6	5	4	3		2	1	0
BITS	ACCESS VALUE																														
31:5	TS FIELD NAME ACCESS VALUE FIELD DESCRIPTION STATE OF THE PROPERTY OF THE PRO																														
4:0		IRQ	C_FIRO)_VE	ест	F	२०		0x(000	IRI Hiç bit rep hiç 0x	QC ghe t pc pre ghe 301 304 305 306 307 308 309	C_FIR est pri osition	Q_S fority of the d in ority inte I Inte E1 In E2 In E2 Inte ANE ANE ANE IA In IA In IR1	its is he the the the the terruphter terruph	Frequency in the control of the cont	gister gi	er. nen FIF J of TMI TIMI	ner)	as ST QC (Tii	the S re S_FIF mer	into gis RQ 2)	erru eter !_VI	upt i . Th ECT	n t e s	he lo same the G	wes pric	st-r orit O Ii	numi ty is	ber	

Table 93 IRQC_FIRQ_VECT Register

IRQC_FIRQ_STS - IRQ FAST INTERRUPT STATUS REGISTER

										IR	RQ I	FAS1			_		_			EG	IST	ER												
Addres	FIELD NAME														000																			
31 30	29	28	2	7 26	25	5	24	23	22	21	20	19	18	17	16	15	14	1	3	12	11	10	ć	8		7	6	5	4	3	3	2	1	0
BITS		ı	FIE	LD N	IAM	1E			_		s										FII	ELD	D	ESC	RI	PTI	ON							
31:16	Reserved																																	
15	Reserved																																	
14	RO 0x0 Reserved - reads back 0 only RO 0x0 Reserved - reads back 0 only Reserved 0x0																																	
13	RO 0x0 Reserved - reads back 0 only RO 0x0 Reserved - reads back 0 only Reserved 0x0																																	
12			R	eser	ved							0>	(0																					
11		TM	IR2	_FIR	RQ_	ST	S		F	RO		0>	0	TN	ΜR	2 (Tir	ner 2	2)	Inte	erru	pt S	tatu	s											
10		TM	IR1	_FIR	Q_	ST	S		F	RO		0>	(0	TN	MR ⁻	1 (Tir	ner '	1)	Inte	erru	pt S	tatu	s											
9		DI	MA _.	_FIR	Q_9	ST	S		F	RO		0>	(0	DI	MA	Inter	rupt	St	tatu	S														
8		W	DT.	_FIR	Q_9	ST	S		F	RO		0>	0	W	DT	(Wa	tchd	og	Tir	ner) Int	erru	pt	Stat	us									
7		ST	BY	_FIR	Q_:	ST	S		F	RO		0>	0	S	1AT	NDB,	7 Int	eri	rupt	t St	atus	;												
6		12	2C_	FIRC	2_S	TS	3		F	RO		0>	(0	12	C Ir	nterru	ıpt S	sta	tus															
5		ΑI	F2	_FIR	Q_S	ST	S		F	RO		0>	(0	Al	F2	Inter	rupt	St	atu	s														
4		Αl	F1	_FIR	Q_5	ST	S		F	RO		0>	(0	Al	F1	Inter	rupt	St	atu	s														
3		UA	RT	_FIR	Q_	ST	s		F	RO		0>	(0	U	٩R	Γ Inte	errup	t S	Stat	us														
2		S	PI_	FIRO	Q_S	STS	3		F	RO		0>	0	SF	21 li	nterru	ıpt S	Sta	itus															
1		GF	PIO	_FIR	Q_	ST	S		F	RO		0>	0	GI	PIC	Inte	rrupt	t S	Statu	JS														
0									F	RO		0>	0	Re	ese	rved	- rea	ads	s ba	ack	0 or	nly												

Table 94 IRQC_FIRQ_STS Register

TRAX TRACE BUFFER MODULE

BASE ADDRESS 0xF006_0000

The TRAX module is a software debug facility. The associated Trace Memory (1024 x 32bit words) stores a record of HiFi2 EPTM DSP core instructions executed. Read/Write access to the debug data is supported via either the JTAG or APB interfaces.

The TRAX module implements the Program Trace using Traditional Branch Messaging (BTM). Specifically, it implements the following Nexus Public messages:

- Indirect Branch Message
- Synchronisation Message
- Indirect Branch with Synchronisation Message
- Correlation Message

The Trace Memory data is accessed via the TRAX_DATA register. The applicable memory address is selected using the TRAX_ADDR register, which is automatically incremented on each access, and wraps around when the last address is reached. Wrap-around status bits are also provided, in the event of the Trace Memory being filled. The TRAX_DATA register can only be accessed when the Trace function is inactive. The current memory address and the associated status bits are reset each time the Trace function is started.

The Trace function is enabled using TR_ENA. In a typical use case, it is stopped using a configurable function dependent on the Program Counter. The Trace function can be configured to continue recording events after a stop trigger condition; the number of additional events is configurable using the TRAX_DLY_CNT register.

A number of status flags provide readback of the TRAX module status. Note that the TRAX module does not generate any WM0011 Interrupt signals.

TRAX REGISTER MAP

The register map of the TRAX module is illustrated in Table 95.

ADDRESS	REGISTER	DESCRIPTION	RESET VALUE
Base + 0x00	TRAX_CONFIG	TRAX Trace Buffer Configuration	0x0000_0000
Base + 0x04	TRAX_CTRL	TRAX Control	0x0000_0C00
Base + 0x08	TRAX_STS	TRAX Status	0x0000_0C00
Base +0x0C	TRAX_DATA	TRAX Data	0x0000_0000
Base + 0x10	TRAX_ADDR	TRAX Address	0x0000_0000
Base + 0x14	TRAX_TRIG_PC	TRAX PC Match Trigger	0x0000_0000
Base + 0x18	TRAX_PC_MATCH	TRAX PC Match Control	0x0000_0000
Base + 0x1C	TRAX_DLY_CNT	TRAX Post-Trigger Delay Count	0x0000_0000

Table 95 TRAX Register Definition



TRAX_CONFIG - TRAX TRACE BUFFER CONFIGURATION REGISTER

The TRAX Trace Buffer can be accessed via the JTAG interface, or via the internal APB interface. Only one of these can be supported at any time - the selected method is determined by the TRAX_MODE bit.

When APB mode is selected, the APB_RST bit can be used to reset the TRAX module. When JTAG mode is selected, the TRAX module can be reset using the $\overline{\text{TRST}}$ pin.

Note that the TRAX clock enable bit (TRAX_CLK_ENA) is on the CCM_CLK_ENA register.

									TR	AX ·	TRA	CE			_	CO			ON	REG	SIST	ER									
Ad	dres	S FIELD S/W RESET NAME ACCESS VALUE																						De	faul	t va	lue	= 0	(000	0_0	000
31	TS FIELD S/W RESET ACCESS VALUE															15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
BI	ITS FIELD S/W RESET NAME ACCESS VALUE 1:2 Reserved																				DE	FIE	ELD	ION							
31	NAME ACCESS VALUE																														
1			Т	RAX_	МО	DE			F	RW		0x	:0	0 =	= JT	Acc AG (PB co	cont	rol	e se	lect											
С	١			APB_	RS	Т			F	RW		0x	:0	0 = 1 =	= No = Re	Mod ot res eset valid	set			is s	elect	ted (TRA	\X_I	MOE	DE=	1)				

Table 96 TRAX_CONFIG Register

TRAX_CTRL - TRAX CONTROL REGISTER

The Trace function is enabled when the TR_ENA bit transitions from 0 to 1.

The Trace function can stopped using the configurable 'stop' trigger derived from the PC Match function (see below). If a 'stop' trigger is enabled and asserted, then the Trace function will either stop immediately, or will continue for a 'post-stop-trigger' period, configured via the CNTU control bit and the TRAX_DLY_CNT register (see Table 103).

Writing '0' to the TR_ENA bit before a 'stop' trigger has been asserted will disable the Trace function immediately. If a 'stop' trigger has been asserted, and the TR_ENA bit is set to '0' during the 'post-stop-trigger' period, then the Trace will continue until completion.

Note that the TR_ENA bit is not automatically reset when the Trace function stops. This bit must be set to 0 prior to initiating a new Trace.

The TRAX Control register allows configuration of the PC Match function.

The contents of the TRAX Control register can be read at any time. When the Trace function is active (indicated via the TRACT bit in the TRAX_STS register), then only the TR_ENA bit can be written to.



														ΓRΑΣ	TR		_	_			e Tr	<u> </u>	,														
Addre	200 -	. nv	-00	6 (200	4								I KA		N	IK	OL	KE	١١٤	511	EK						_	۱ ₀ f	auli	٠,	, alu		- nv	000	0 (C00
																			Ι.	Ι.																	
31 30	29	28					24	23	3 2			20		9 18		1	16	15	14	1	13	12	2 1	1	10	9			7	6		5 4	ŀ	3	2	1	0
BITS				FIE					١,		/W			ESET											DE		IEL		144								
				NA	IVIE				-	100	CES	5		XLUE x0											DE	50	,KII	TIC	אינ								
31:15			R	ese	erve	ed								000																							
14:12			Ş	SMF	PEF	२				R	œW		(0x0	S th re 00 00 00 10 10	pe le co 00 01 10 11 00	ecifi out ord) = = = =	es t tput ed. No s 1 sy 1 sy 1 sy	he r trac sync nch nch nch nch	ate. hr.n.n.n.n	e a WI roni nes nes nes	it whe	which age age age age	ch s , no n m ev ev ev ev	•	threric 25 12 64 32	oniz odic jes 6 m 8 m me me	essa essa essa essa essa	n r chr age age ges ges	nes roniz es es		iges tion					
11:10			R	ese	erve	ed							(0x3																							
9				CN	TU					R	2W			0x0	Si fie	ele eld = =	ects d (s dec	s whee Teren	ich abl nent	ty e b	pe(103 y 1 y 1	(s) 3) t fo fo	of to door ever	Tra leci ver	rem y wo y pr	dai en ord	t, I wr	tten	to	trad	ce	CAI me n exe	no	ry			
8:3			R	ese	erve	ed							C	x00																							
2			P	CM_	_EN	NΑ				R	:W			Ox0	0 1 N	na = = ot	able Dis En e th	able able nat t	e P ed ed he F	c PC	Ma : Ma	atcl	h fu ch f	unc	ctior	٦, ١	whe	n er	ab	led,	, i:	vent s als	0 0	onfi	gur	ed	via
1			R	ese	erve	ed							(0x0																							
0			Т	'R_	EN.	A				R	νW			0x0	TI W th If Ti (c N st	he /rit ie th rac or ot op =	e Trating Trating te the ce; Dis	y 'O' ace f oit is will o ured nis b	fund set cont d via bit do bit red	cti nis tic tc in a tl	on s bit on in o '0' ue ue he o	is t b mr a un CN	ena efor med fter itil d NTL aut	re a diat a s con J con	a stop stop nple ontro	op trotio	triggen iggen n of bit a y re	ger l r ha the nd t set	nas po he wh	s be beer st-s TR en t	n sto kA	asse p-tri	rte gg LY	ted d, ther p _CN e fur	will nen eric IT r	dis the od egis	able

Table 97 TRAX_CTRL Register

TRAX_STS - TRAX STATUS REGISTER

The TRAX Status register provides readback of the Trace module status.

The PCMTG bit provides readback indicating whether the PC Match function has generated a Trace Stop event. The TRIG bit provides an indication that one (or more) of the enabled Trace Stop events has been triggered.

The TRACT bit indicates the current status of the Trace function. Note that read/write access to the Trace memory and to most of the TRAX configuration bits is only possible when the Trace function is inactive (TRACT=0).

										Т	RA)			_		STE	ER												
Addres	ss =	0xF0	06_00	80																		De	fau	ılt v	alue	= ()x(0000_	0C00
31 30	29	28	27 26	25	24	4 23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	5 4	3	3	2 1	0
BITS	1																												
31:13			Resen	/ed							_																		
Address = 0xF006_0008																													
7:3	Site Site																												
2			PCMT	-G			F	RO		0x	:0	0 = 1 =	Tra Tra	ice S	Stop Stop	Èv Ev	ent r ent t	not tr	igge ered	rec by	by F PC N	PC M Natcl	lato h	ch		o 1.			
1			TRIC	3			F	RO		0x	:0	Tra This Tra	ce s s bi	Stop t is s Stop	Triç set w	gge vhei nditi	er sta eneve ions	tus er a 1 inclu	race de F	e S	top c Matc	ondit	tion	n is etting	dete g TR	cted _EN	. F		e
0			TRAC	T.			F	Ю.		0x	0	TR/ TR/ trar stop Rea con (TR 0 =	ACT ACT nsition p-tri ad/v afigu RAC Tra	Γ is some to generate the second sec	set to set to finate r' pe acc on b).	o 1 o 0 activerioc ess its i	(acti (inadive' n d cor s to this on	ctive nay i nfigu he T) foll not b ratio race	ow e ii n. me	ing a mme	stop diate	co e, de	ondi lepe	tion. ndin	Not g or f the	e t n th	hat th ne 'pos RAX	st-

Table 98 TRAX_STS Register



TRAX_DATA - TRAX DATA REGISTER

The Trace Memory is accessed via the TRAX_DATA register, which represents the 32-bit data word indexed by the TADDR field (in the TRAX_ADDR register).

Read or Write access to the TRAX_DATA register is only possible when the Trace function is inactive (TRACT=0).

Note that TADDR is auto-incremented after each Read or Write access to the TRAX_DATA register.

														TR.	-	_		TER	R												
A	ddre	ss =	0xF	006	_00	OC																		De	faul	t va	lue	= 0>	(000	0_0	000
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
В	ITS		•	-	IELI AMI	_	•			S/W CES		RES VAL	SET UE				•			•	DE	FIE	ELD		•		•	•	•		
3	1:0		٦	ΓRA	X_D	АТА			F	RW		0x0 _00_		32	-bit	Trac	e R	٩M،	vord	l, inc	lexe	d by	the	TRA	AX_A	ADD	R ad	ddre	ss re	gist	er

Table 99 TRAX_DATA Register

TRAX ADDR - TRAX ADDRESS REGISTER

The TADDR field within the TRAX_ADDR register controls the address within the Trace Memory for the next Read/Write access to the TRAX_DATA register.

The TADDR field is reset to 000h when TR_ENA transitions from 0 to 1, and is auto-incremented after each Read or Write access to the TRAX_DATA register.

If the TADDR field reaches its maximum value, then it will wrap-around to 000h after the next Read or Write access to TRAX DATA. The number of wrap-arounds can be read from the TWRAP field.

If the TWRAP field reaches its maximum value, then it will also wrap-around to 0000h on the next increment. In this event, the TWSAT bit will be set, indicating saturation of the TWRAP field.

The TADDR and TWSAT fields are reset to 0 when TR_ENA transitions from 0 to 1.

The TRAX_ADDR register can be read at any time, but Write access is only possible when the Trace function is inactive (TRACT=0).

When a Trace stops, the TADDR register will indicate the next trace memory word to be written (ie. one greater than the last-written word). If no wrap-around has occurred (ie. TWRAP=0000h and TWSAT=0), then the captured trace comprises the Trace Memory words from index 000h up to TADDR-1 inclusive. If a wrap-around has occurred, then the captured trace comprises the Trace Memory words from TADDR to 3FFFh, followed by words from index 000h up to TADDR-1 inclusive.



				TRAX	TRAX	_			ER												
Addres	ss = 0xF006_0010													De	faul	t va	lue	= 0	k 000	0_0	000
31 30	29 28 27 26 25 24 23	22 21	20	19 18	17 16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
BITS	FIELD NAME	S/W ACCES	s	RESET VALUE							DE	FIE SCR		ION							
NAME ACCESS VALUE DESCRIPTION Trace Memory Warp-Around Saturation Indicates that the number of Trace Memory wrap-arounds exceeds the maximum value of TWRAP. This field is reset 0 when TR_ENA transitions from 0 to 1. Trace Memory Wrap-Around Count												he									
30:24	Reserved	0x00																			
23:10	TWRAP	RW		0x0000	Trace Indica currer value next ir This fi	ates h nt Tra (3FF ncren	ow rice. I Fh), nent	many If the ther , and	y TA e nui n TW d the	DDF mbe VRA TW	R wr r of P wi /SA	ap-a wrap II als Γ bit	-arc o w will	ound raps be s	ls ex -aro set.	cee	ds tl to C	he m 1000	naxim h on	num	1
9:0	TADDR	RW		0x000	Trace Contro acces 32-bit This fi auto-ii registe	ols the state of t	e ad he T ls (n s res	Idres RAX ot by et to	ss wi <_D/ ytes) 000	ithin ATA).)h w	the reg	ister. TR_	The EN	e ind A tra	dex v	valu ions	e is fror	expr n 0 t	esse o 1,	d ir and	is

Table 100 TRAX_ADDR Register

TRAX_TRIG_PC - TRAX PC MATCH TRIGGER REGISTER

When the PC Match function is enabled as a Trace Stop Event trigger (PCM_ENA=1), the program count (PC) of the HiFi2 EP^{TM} DSP core processor is monitored, and is used to generate a Stop condition for the Trace function.

The processor PC value is compared against the address held in the STOP_PC register. If a match is detected between the PC value (corresponding to the instruction about to be executed) and the STOP_PC value, then a Trace Stop condition will be triggered (TRIG=1, PCMTG=1).

Note that the PC Match function is also configurable using the control bits in the TRAX_PC_MATCH register (see Table 102). The configurable options allow some of the least significant bits of the PC value to be ignored, and enable a Stop condition to be generated when the PC value does not match STOP_PC.

										TRA	X P		RAX ATC	_		_	PC R RE	GIS	TER	ł										
Addre	ess =	0xF	006	_00′	14																		De	faul	lt va	lue	= 0	x000	0_0	000
31 30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
BITS	TS FIELD S/W RESET FIELD NAME ACCESS VALUE DESCRIPTION Trace Program Count Match value																													
31:0	:0 STOP_PC RW 0x0000 TT											Th	is is	the	32-l		ddre	ss u	sed	to tri						ven	whe	en th	ie	

Table 101 TRAX_TRIG_PC Register



TRAX_PC_MATCH - TRAX PC MATCH CONTROL REGISTER

When the PC Match function is enabled as a Trace Stop Event trigger (PCM_ENA=1), the processor PC value is compared against the address held in the STOP_PC register, and is used to generate a Stop condition for the Trace function.

Under default conditions, the PC Match stop condition is asserted when the PC value (corresponding to the instruction about to be executed) is equal to the STOP_PC register value.

The PCML field selects how many of the least significant bits of the PC value and STOP_PC value are ignored when identifying a PC Match condition.

The PCMS bit allows the matching logic to be inverted; it selects whether a Stop condition is generated when the PC value and STOP_PC values are the same, or when they are not the same. (Note that, in both cases, the match condition is also governed by the LSB mask function controlled by PCML.)

										TRA			-	_	CONT				STE	R											
Addre	ss =	0xF	006_	001	18																		De	efaul	lt	valu	е :	= 0x	000	0_	0000
31 30	29	28	27 2	26	25	24	23	22	21	20	19	18	17	16	6 15	14	13	12	11	10	9	8	7	6		5	4	3	2	1	0
BITS								_		s					·					DE				ı							
31	NAME ACCESS VALUE DESCRIPTION Trace Program Count Match inversion Selects whether a PC Match Stop condition is triggered when the PC value and STOP_PC value are the same, or when they are not the																														
30:5			Rese	erve	ed						0x0 000	_																			
4:0			PC	ML	-			F	RW		0x0	00	Se	elec	e Prog cts ho e are i	w m	any	lea	st sig	nific	ant l	bits	of th						STO	P_	PC

Table 102 TRAX_PC_MATCH Register



TRAX_DLY_CNT - TRAX POST-TRIGGER DELAY COUNT REGISTER

The CAPTURE_SIZE field controls how many trace events are recorded from the occurrence of a valid Stop Event trigger until the Trace function completes.

The CAPTURE_SIZE field should be set to the desired value prior to enabling the Trace. When a valid Stop Event trigger is detected, the CAPTURE_SIZE field will decrement as subsequent Trace data is recorded, until the CAPTURE_SIZE counter reaches zero.

The CNTU field in the TRAX_CTRL register (see Table 97) selects which type(s) of Trace data will cause the CAPTURE_SIZE counter to decrement during the 'post-stop-trigger' period.

At the end of the Trace, a final synchronisation message is recorded, and all internally buffered messages are flushed to the Trace RAM.

The TRAX_DLY_CNT register can be read at any time, but Write access is normally only possible when the Trace function is inactive (TRACT=0).

Writing to the TRAX_DLY_CNT is possible while the Trace function is active, but only when setting the CAPTURE_SIZE value to 0. If a valid Stop Event trigger has occurred, and the Trace function is executing the 'post-stop-trigger' phase, then writing 0x00_0000 to the CAPTURE_SIZE field will cause the Trace to stop immediately.

				RAX_DLY_CNT								
		TRAX P	OST-TRIG	GGER DELAY COUNT REGISTER								
Addre	ss = 0xF006_001C			Default value = 0x0000_0000								
31 30	29 28 27 26 25 24 23	22 21 20	19 18	17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0								
BITS FIELD S/W RESET FIELD DESCRIPTION 30:24 Reserved 0x00												
	DESCRIPTION											
30:24	Reserved		0x00									
23:0	CAPTURE_SIZE	RW	0x00 _0000	Trace Capture Size (Post-Stop-Trigger) Selects how many trace events are recorded from the occurrence of a valid Stop Event trigger until the Trace function completes. This field must be set to the desired value prior to enabling the Trace. Following a valid Stop Event trigger, the CAPTURE_SIZE field will decrement as subsequent Trace data is recorded. The Trace function stops when CAPTURE_SIZE reaches zero.								

Table 103 TRAX_DLY_CNT Register



WATCHDOG TIMER (WDT) MODULE

BASE ADDRESS 0xF007_0000

WATCHDOG DESCRIPTION

The watchdog timer is enabled using WDT_ENA.

WDT_INT_ENA controls the assertion of Watchdog Timer Interrupt (to the Interrupt Module and to the HiFi2 EPTM DSP core) after the first occurrence of a watchdog timeout. WDT_INT_STS indicates that a watchdog timeout has caused an interrupt assertion.

WDT_RST_ENA controls the assertion of Watchdog Timer Reset signal (to the Reset controller) after the second occurrence of a watchdog timeout. The WDT_FLAG bit in the CCM_STATUS register (see Table 17) indicates that a watchdog timeout has occurred. Note that the Watchdog input to the Reset controller is selectable using the WDT_MSK bit, as described in the "Power-on and Reset Control" section.

Only the WDT_CTRL register (see Table 105) and the WDT_CNT_RESTART register (see Table 106) should be written while watchdog is running. No other watchdog registers should be written while watchdog is running.

All registers in the watchdog module are reset by a Warm Reset or a Hardware Reset unless otherwise stated.

Note that the watchdog clock enabling bit WDT_CLK_ENA is on the CCM_CLK_ENA register.

WATCHDOG TIMER INTERRUPT

The Watchdog Timer module can generate an interrupt when the timeout condition occurs.

The Watchdog Timer interrupt control registers are illustrated in Figure 33.




Figure 33 Watchdog Timer Interrupt

WATCHDOG REGISTER MAP

The register map of the Watchdog module is illustrated in Table 104.

ADDRESS	REGISTER	DESCRIPTION	RESET VALUE
Base + 0x00	WDT_CTRL	Watchdog Control	0x0000_0000
Base + 0x04	WDT_CNT_RESTART	Watchdog Counter Restart	0x0000_0000
Base + 0x08	WDT_MAX_CNT	Watchdog Maximum Count	0x0000_FFFF
Base + 0x0C	WDT_CUR_CNT	Watchdog Current Count	0x0000_FFFF
Base + 0x10	WDT_RST_LEN	Watchdog Reset Pulse Length	0x0000_00FF

Table 104 Watchdog Register Definition



WM0011

WDT_CTRL - WATCHDOG CONTROL REGISTER

		,	WATCHD	WDT_CTRL OG CONTROL REGISTER
Addres	ss = 0xF007_0000			Default value = 0x0000_0000
31 30	29 28 27 26 25 24 23	22 21 20	19 18	17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
BITS	FIELD NAME	S/W ACCESS	RESET VALUE	FIELD DESCRIPTION
31:6	Reserved		0x000_ 0000	
5	WDT_INT_ENA	RW	0x0	Enables interrupt assertion after the first occurrence of a watchdog timeout 0 = Disabled 1 = Enabled
4	WDT_RST_ENA	RW	0x0	Enables watchdog reset assertion after the second occurrence of a watchdog timeout 0 = Disabled 1 = Enabled
3	Reserved		0x0	
2	WDT_INT_STS	R/W1C	0x0	Indicates when a watchdog timeout has caused a watchdog interrupt assertion 0 = No watchdog interrupt has been set 1 = Watchdog interrupt has been set by a watchdog timeout This bit is cleared by writing a '1'
1	Reserved		0x0	
0	WDT_ENA	RW	0x0	Watchdog Timer Enable 0 = Disabled 1 = Enabled

Table 105 WDT_CTRL Register

WDT_CNT_RESTART - WATCHDOG COUNTER RESTART REGISTER

										WA	TCI		VD1	_		_				GIS	TER										
Ac	ldre	ss =	0xF	007	_000	04																		De	faul	t va	lue	= 0	x000	0_0	000
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
ВІ	TS	TS FIELD S/W RESET NAME ACCESS VALUE																		DE	FIE SCF	ELD RIPT	ION								
31	l:1	Reserved									(00x0 000	_																		
()	WDT_RESTART WC								VO		0x	:0			•			esta s the		atchd	log ti	imer								

Table 106 WDT_CNT_RESTART Register

WDT_MAX_CNT - WATCHDOG MAXIMUM COUNT REGISTER

WDT_MAX_CNT holds the target count value (measured in APBCLK cycles). This represents the number of APBCLK cycles that are counted before watchdog times out.



										w	ΆΤΟ	CHD	W og	/DT	_		_		REG	SIST	ER										
A	ddre	ss =	0xF	007	_000	80																		Def	fault	t val	ue :	= 0x	000	D_FF	FFF
31	30											17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
В	ITS			-					_												DE		ELD RIPT								
NAME ACCESS VALUE DESCRIPTION 31:0 WDT_MAX_CNT RW 0x0000 FFFF Count value (measured in APBCLK cycles) before watchdog times the count value (measured in APBCLK cycles) before watchdog times the count value (measured in APBCLK cycles) before watchdog times the count value (measured in APBCLK cycles) before watchdog times the count value (measured in APBCLK cycles) before watchdog times the count value (measured in APBCLK cycles) before watchdog times the count value (measured in APBCLK cycles) before watchdog times the count value (measured in APBCLK cycles) before watchdog times the count value (measured in APBCLK cycles) before watchdog times the count value (measured in APBCLK cycles) before watchdog times the count value (measured in APBCLK cycles) before watchdog times the count value (measured in APBCLK cycles) before watchdog times the cycles (measured in APBCLK cycles) before watchdog times the cycles (measured in APBCLK cycles) before watchdog times the cycles (measured in APBCLK cycles) before watchdog times the cycles (measured in APBCLK cycles) before watchdog times the cycles (measured in APBCLK cycles) before watchdog times the cycles (measured in APBCLK cycles) before watchdog times the cycles (measured in APBCLK cycles) before watchdog times (measured in APBCLK cycles) before watchdog times (measured in APBCLK cycles) and (measured in APBCLK cycles) before watchdog times (measured in APBCLK cycles) and (measured in APBCLK cycles)											tim	es o	ut.																		

Table 107 WDT_MAX_CNT Register

WDT_CUR_CNT - WATCHDOG CURRENT COUNT REGISTER

										w	/AT	CHD			_	UR.	_		RE	GIST	ER											
Ad	dres	ss =	0xF	007_	000	С																		De	faul	t v	alue	= 0)x0	000	_FI	FFF
31	30	29 28 27 26 25 24 23 22 21 20 19 18 17 FIELD S/W RESET ACCESS VALUE														15	14	13	12	11	10	9	8	7	6	5	5 4	3		2	1	0
Bľ	TS FIELD S/W RESET FIELD																															
31	:0		W	DT_C	UR _.	_CN	ΙT		F	₹0		0x00 _FF		Wa Af dis va	her atch ter sab lue	WD dog de-as	T_C is ac ssert NDT e W	UR_ tiva tion _EN DT_	CN ted. of F NA =	IT re RESE = 0), X_C	T ar the \	s to	the va when DT_C	alue eve	held r the	in wa	atcho	– log t	im	– er is	, }	

Table 108 WDT_CUR_CNT Register

WDT_RST_LEN - WATCHDOG RESET PULSE LENGTH REGISTER

WDT_RST_LEN controls the duration (pulse length) of the Watchdog Reset signal. This field represents the number of APBCLK cycles for which the Watchdog Reset signal is asserted (Active Low output to the Reset Controller).

									٧	VAT	СНІ	oog			_R PU	-	_		ΉR	EGI	STE	R									
Ad	ldre	ss =	0xF	007	_00	10																		De	faul	t val	ue	= 0x	000	0_0	0FF
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Bľ	TS																														
31	:8												0_ 00																		
7:	:0		W	DT_	RST	_LE	:N		F	RW		0x00 _00							•		for v					_		er R	eset	sigr	nal

Table 109 WDT_RST_LEN Register



UART MODULE

BASE ADDRESS 0xF008_0000

UART FEATURES

- Separate Transmit / Receive data buffers
- · Buffer status flags and interrupts
- RX data error detection and interrupts
- · Selectable Baud rate, derived from APBCLK
- · Selectable parity, stop bit, word length configuration
- Loopback test function
- Boot Status and Error reporting

Data transmitted and received via the UART_DAT register. When FIFO mode is enabled, a 16-word buffer is enabled in the UART TX and UART RX paths. (Note that separate TX/RX buffers are implemented.)

Data transmission is selected by simply writing to the UART_DAT register. The UART TX buffer provides a TX_BUF_EMPTY flag, which indicates when the buffer is empty. An Interrupt function is also supported, indicating the TX buffer status.

Received data can be read from the UART_DAT register. The RX_BUF_STS flag indicates when the buffer contains new data. An Interrupt function indicates when the RX buffer status exceeds a configurable threshold. Buffer overflow and data error indications are also provided.

During boot-up, the WM0011 generates status and error codes for external monitoring of the start-up process. These status codes are reported via the UART interface, in the form of a single ASCII character code for each condition. See "Boot Sequence Control" for further details.

UART INTERRUPTS

The UART module can generate an interrupt in response to TX or RX Data Buffer conditions, and also in response to RX Error conditions.

The UART Line Status and Interrupt Control registers are illustrated in Figure 34.




Figure 34 UART Interrupts



WM0011

UART REGISTER MAP

This table illustrates the address map of the UART module.

ADDRESS	REGISTER	DESCRIPTION	RESET VALUE
Base + 0x00	UART_DAT	UART Data Register	0x00
Base + 0x04	UART_INT_CTRL	UART Interrupt Control Register	0x00
Base + 0x08 (Write)	UART_FIFO_CTRL	UART FIFO Control Register	0x00
Base + 0x08 (Read)	UART_INT_STATUS	UART Interrupt Status Register	0x00
Base + 0x0C	UART_LINE_CTRL	UART Line Control Register	0x00
Base + 0x10	UART_LOOPBACK_CTRL	UART Loopback Control Register	0x00
Base + 0x14	UART_LINE_STS	UART Line Status Register	0x00
Base + 0x00 (see note)	UART_BAUD_LSW	UART Baud LSW Register	0x01
Base + 0x04 (see note)	UART_BAUD_MSW	UART Baud MSW Register	0x00

Table 110 UART Register Definition

The UART_FIFO_CTRL and UART_INT_STATUS registers both exist at the same address; the applicable description depends on whether the register action is a Read or a Write operation.

The UART_BAUD_LSW and UART_BAUD_MSW registers are supported (instead of UART_DAT and UART_INT_CTRL respectively) when enabled using bit [7] of the UART_LINE_CTRL register.

UART_DAT - UART DATA REGISTER

				UART T DATA	_DAT	ER										
Addres	ss = 0xF008_0000										D	efau	lt va	lue	= 0	x00
									7	6	5	4	3	2	1	0
BITS	FIELD NAME	S/W ACCESS	RESET VALUE				DE	FIELD SCRIP								
7:0	UART_DAT	RW	0x00		- received - write da								ta bi	uffer		

Table 111 UART_DAT Register

UART_INT_CTRL - UART INTERRUPT CONTROL REGISTER

		UAI		_	IT_CTRL ONTROL REGI	STER							
Addres	ss = 0xF008_0004								Def	ault v	alue	= 0	x00
							7	6	5	4 3	2	1	0
BITS	FIELD NAME	S/W ACCESS	RESET VALUE			FIEI DESCRI	_	ı					
7:3	Reserved												
2	RX_STATUS_INT_ENA	RW	0x0	The R		t is triggered v	vhene						



		UAI		_	T_CTRL ONTROL REGIST	ER								
Addres	ss = 0xF008_0004								De	faul	t va	lue	= 0	(00
							7	6	5	4	3	2	1	0
BITS	FIELD NAME	S/W ACCESS	RESET VALUE			FIELD DESCRIPT	ION							
1	TX_DAT_INT_ENA	RW	0x0	The TX		errupt is triggere	ed w	hen	ever	the	TX	data	buf	fer
0	RX_DAT_INT_ENA	RW	0x0	The RX FIFO r	s the RX Data Ava C Data Available In eaches the thresho abled, 1 = Enable	terrupt is trigge old set by RX_F	ered			er da	ata i	n the	e RX	(

Table 112 UART_INT_CTRL Register

UART_FIFO_CTRL - UART FIFO CONTROL REGISTER

The UART_FIFO_CTRL and UART_INT_STATUS registers both exist at the same address; the applicable description depends on whether the register action is a Read or a Write operation.

The UART_FIFO_CTRL register is defined in Table 113. Note that this definition is valid for register Write operations only.

				RT_FIFO_CTRL FO CONTROL REGISTER
Addres	ss = 0xF008_0008			Default value = 0x0
				7 6 5 4 3 2 1 0
BITS	FIELD NAME	S/W ACCESS	RESET VALUE	FIELD DESCRIPTION
7:6	RX_FIFO_LIMIT	W	0x0	Sets the RX FIFO limit at which the RX Data Available Interrupt is asserted. 0h = 1 word 1h = 4 words 2h = 8 words 3h = 14 words Only valid in FIFO mode (FIFO_ENA=1). Note that the RX FIFO buffer will hold a maximum of 16 words.
5:3	Reserved	W		
2	TX_FIFO_FLUSH	w	0x0	Flushes the TX FIFO buffer 0 = Normal TX FIFO operation 1 = Flush TX FIFO Only valid in FIFO mode (FIFO_ENA=1). Note that the FIFO is automatically flushed whenever FIFO_ENA is changed.
1	RX_FIFO_FLUSH	W	0x0	Flushes the RX FIFO buffer 0 = Normal RX FIFO operation 1 = Flush RX FIFO Only valid in FIFO mode (FIFO_ENA=1). Note that the FIFO is automatically flushed whenever FIFO_ENA is changed.

				_	FO_CTRL FROL REGISTER									
Addres	ss = 0xF008_0008								Def	aul	t va	lue	= 0x	(00
							7	6	5	4	3	2	1	0
BITS	FIELD NAME	S/W ACCESS	RESET VALUE			FIELD DESCRIPT	ION		•					
0	FIFO_ENA	W	0x0	0 = Dis 1 = En When TX and When		led, a 1-word			•					₹T

Table 113 UART_FIFO_CTRL Register

UART_INT_STATUS - UART INTERRUPT STATUS REGISTER

The UART_FIFO_CTRL and UART_INT_STATUS registers both exist at the same address; the applicable description depends on whether the register action is a Read or a Write operation.

The UART_INT_STATUS register is defined in Table 114. Note that this definition is valid for register Read operations only.

		UA		_	_STATUS STATUS REGISTER							
Addres	ss = 0xF008_0008								Defau	lt va	lue =	0x00
							7	6	5 4	3	2 1	0
BITS	FIELD NAME	S/W ACCESS	RESET VALUE			FIELD DESCRIPT	ION					
7:6	FIFO_ENA_STS	R	0x0	00 = D 11 = E		ed						
5:4	Reserved	R										
3:1	INT_STATUS	R	0x0	0h = M 1h = T 2h = R 3h = R 6h = R Only va This fie Priority The R UART_	Interrupt Status Descodem Status Change K Buffer Empty Interrux X Data Available Inte X Line Status Interrupt (I alid when INT_STS_Neld provides an indica '1' is highest priority. (Timeout Interrupt of DAT register within a ster Period).	e Interrupt (Pupt (Priority prrupt (Priority 1) Priority 2b) - N=0. Ition of the had a cours if received the course is received the course if received the course is received the course if received the course is received the course in the course is received the course in the course is received the course in the course in the course is received the course in the cou	3) y 2a) see ighe) note st-pe	e below riority U a is not	ART	from th	
0	INT_STS_N	R	0x0	0 = UA 1 = UA Note th	Interrupt Status RT Interrupt is assert RT Interrupt is not as lat, when a UART Interrupt FATUS field provides serted UART Interrup	sserted errupt is ass an indicatio		`	_	_	,,	bled

Table 114 UART_INT_STATUS Register



WM0011

UART_LINE_CTRL - UART LINE CONTROL REGISTER

					NE_CTRL ROL REGIS										
Addres	ss = 0xF008_000C									Def	aul	t va	lue =	0>	(00
								7	6	5	4	3	2 1	I	0
BITS	FIELD NAME	S/W ACCESS	RESET VALUE			C	FIELD DESCRIPT	ION							
7	BAUD_REGS_CTRL	RW	0x0	0 = Disa 1 = Ena This bit		to '1' in o	order to acc	ess	the	UAR1	B	AUI	D_LSV	٧	
6	TX_BREAK_ENA	RW	0x0	0 = Disa	ΓX Break con abled abled (forces		ıt low)								
5:3	PARITY_BITS	RW	0x0	0h = No 1h = Oc 3h = Ev 5h = Pa	dd parity en parity arity bit set to	o '1'									
2	STOP_BITS	RW	0x0	7h = Parity bit set to '0' UART Stop Bit select 0x0 0 = 1 stop bit 1 = 1.5 stop bits (5 bit mode) or 2 stop bits (other modes)											
1:0	WORD_LEN	RW	0x0	UART V 0h = 5 k 1h = 6 k 2h = 7 k 3h = 8 k	oits oits	control									

Table 115 UART_LINE_CTRL Register

UART_LOOPBACK_CTRL - UART LOOPBACK CONTROL REGISTER

		UAI	_	-	BACK_CTI										
Addres	ss = 0xF008_0010									De	faul	lt va	lue	= 0	x00
								7	6	5	4	3	2	1	0
BITS	FIELD NAME	S/W ACCESS	RESET VALUE			DE	FIELD SCRIPT								
7:5	Reserved														
4	UART_LOOPBACK_EN A	RW	0x0	0 = Dis 1 = Ens When I		de is enab ied interna	,								
3:0	Reserved														

Table 116 UART_LOOPBACK_CTRL Register



UART_LINE_STS - UART LINE STATUS REGISTER

The UART_LINE_STS register contains status bits indicating TX or RX Data Buffer conditions, and RX Error conditions. Many of these bits are inputs to the UART Interrupt function, as illustrated in Figure 34.

Note that, if an RX Error condition is detected, then the associated data word will be discarded. The applicable Error Status bit(s) will be set, and will remain set until a subsequent data word is successfully received.

	UART_LINE_STS UART LINE STATUS REGISTER Address = 0xF008 0014 Default value = 0x00													
Addres	ss = 0xF008_0014						D	Defau	lt va	lue	= 0	x00		
					7	6	5	4	3	2	1	0		
BITS	FIELD NAME	S/W ACCESS	RESET VALUE	FIELD DESCRIPT	ION									
7	RX_DAT_ERR	RO	0x0	RX Data Error Status 0 = No Error 1 = RX Parity, Framing, or Transmission This bit is set to '1' when an RX Break E Parity Error is detected. It can only be c data word is successfully received.	Error	, RX	(Fr	rame		,				
6	TX_IDLE_STS	RO	0x0	TX Idle Status 0 = TX Data buffer not empty and UAR 1 = TX Data buffer is empty and UART		•								
5	TX_BUF_EMPTY	RO	0x0	TX Data Buffer Status 0 = TX Data buffer not empty 1 = TX Data buffer is empty										
4	RX_BREAK_ERR	RO	0x0	RX Break Error Status 0 = No Error 1 = RX Break Error This bit is set to '1' when an RX Break Ecleared to '0' when a subsequent data when the state of the sta							•			
3	RX_FRAME_ERR	RO	0x0	RX Framing Error Status 0 = No Error 1 = RX Framing Error This bit is set to '1' when an RX Frame cleared to '0' when a subsequent data when the state of the sta							-			
2	RX_PARITY_ERR	RO	0x0	RX Parity Error Status 0 = No Error 1 = RX Parity Error This bit is set to '1' when an RX Parity E cleared to '0' when a subsequent data w							,			
1	RX_OFL_ERR	RO	0x0	This bit is set to '1' when an RX Data Overflow Error is detected. It can only be cleared to '0' when a subsequent data word is successfully received.										
0	RX_BUF_STS	RO	0x0	RX Data Buffer Status 0 = No RX data to read 1 = RX Data is available to read										

Table 117 UART_LINE_STS Register



UART_BAUD_LSW - UART BAUD LSW REGISTER

Note that the Address of this register is the same as the UART_DAT register. The UART_BAUD_LSW register is only accessible when BAUD_REGS_CTRL=1 (see UART_LINE_CTRL register).

				_	AUD_LSW SW REGISTER									
Addres	ss = 0xF008_0000								De	fau	lt va	lue	= 0	x01
							7	6	5	4	3	2	1	0
BITS	FIELD NAME	S/W ACCESS	RESET VALUE		[FIELD DESCRIPT								
7:0	UART_BAUD [7:0]	RW	0x01		Significant Word (LSW Baud Rate = [APBCL	,								

Table 118 UART_BAUD_LSW Register

UART_BAUD_MSW - UART BAUD MSW REGISTER

Note that the Address of this register is the same as the UART_INT_CTRL register. The UART_BAUD_LSW register is only accessible when BAUD_REGS_CTRL=1 (see UART_LINE_CTRL register).

				_	UD_MSW SW REGISTI										
Addres	ss = 0xF008_0004									De	fau	lt va	lue	= 0	x00
								7	6	5	4	3	2	1	0
BITS	FIELD NAME	S/W ACCESS	RESET VALUE			D	FIELD ESCRIPT								
7:0	UART_BAUD [15:8]	RW	0x00		ignificant Wo Baud Rate =	,									

Table 119 UART_BAUD_MSW Register

SERIAL PERIPHERAL INTERFACE (SPI) MODULE

BASE ADDRESS 0xF030_0000

SPI FEATURES

- Configurable Data/Clock phase and Clock polarity
- Data word length can be on 8, 16, 24, 32 or 64 bits
- · Selectable data bit ordering (LSB first or MSB first)
- Polarity selection for the Slave Select (SPISS) signal
- Programmable soft reset capability
- Selectable "auto-retransmit" mode
- Selectable "early-tx-data transition" mode
- Byte-packing options
- Multiple Transfer mode allowing multiple data words per SPISS assertion
- Master Mode Slave Select "shaping" (configurable SPISS set-up, hold and wait times)

SPI MASTER MODE

The SPI_MISO pin direction is Input.

The SPISS, SPISCLK, and SPIMOSI pins are driven as Outputs, but only during an actual data transfer. After a master data transfer has completed, these signals are tri-stated. This allows for lower power usage, and for usage in a multi-master SPI scenario.

Note that the above behaviour can be adjusted using the SPI_MM_MODE register (see Table 121), which allows constant driving of these master mode output signals whenever the SPI block is enabled.

The SPI Master mode is selected by setting SPI_MODE=0. The user should configure the desired SPISCLK, SPISS, and MISO/MOSI parameters, and lastly set SPI_ENA=1 to enable the SPI module.

The SPI module will then be in Master mode, and will initiate a SPI data transfer when data is written to the SPI_DAT data register. The outgoing SPI_DAT data is double-buffered, allowing for the queuing of the "next word" to be transferred, while the current word is being shifted out.

SPI SLAVE MODE

The SPISS, SPISCK, and SPIMOSI pin direction is input.

The SPIMISO pin is driven as Output, but only during an actual data transfer. After a slave data transfer has completed (i.e. de-assertion of SPISS by the master), this signal is tri-stated. This allows for usage in a multi-slave SPI scenario.

The SPI Slave mode is selected by setting SPI_MODE=1. The user should configure the desired SPISCLK, SPISS, and MISO/MOSI parameters, and lastly set SPI_ENA=1 to enable the SPI module.

The SPI module will then be in Slave mode, and will wait for a SPI data transfer from an external master. Once initiated, the incoming data bits are shifted in until one word is received. The incoming data word is placed in a holding register, allowing for the reception of the serial bits of a "new current word", while the previous word is being queued for transfer to the AHB system side.

SPISCLK (CLOCK) CONFIGURATION

In SPI Master mode, the SPI Clock Divisor register SPI_SCLKDIV is used to control the frequency of SPISCLK. The register stores a 16-bit parameter that supplies the initial value for the clock generator counter. The derived frequency for SPISCLK is:

[AHBCLK frequency] / (SPI_SCLKDIV+1) * 2

In SPI Master mode, the maximum supported SPISCLK frequency is [AHBCLK frequency] / 8.



In SPI Slave mode, there is an asynchronous clock domain crossing between the incoming SPISCLK clock and the AHB clock, as well as $\overline{\text{SPISS}}$ detection that is synchronized to the AHB clock. The synchronization to the AHB clock domain places a restriction on the maximum rate of SPISCLK, and set-up and hold requirements on $\overline{\text{SPISS}}$.

In SPI Slave mode, the AHBCLK frequency must be faster than the SPISCLK frequency.

Software can select the SPICLK phase and polarity using the register bits MSTR_CLK_POL and MSTR_CLK_PHASE in Master mode, or SLV_CLK_POL and SLV_CLK_PHASE in Slave mode. These can be found in the SPI_CFG register.

The selectable options are illustrated in Figure 35 and Figure 36, showing an 8-bit SPI transfer.

When SLV_CLK_PHASE=0, the Slave begins sourcing the first bit of data as soon as \$\overline{SPISS}\$ is driven active. When MSTR_CLK_PHASE=0, the Master will drive the first bit out at the beginning of the clock cycle. The receiving device should sample the first data bit on the first transition of the clock.




Figure 35 SPI Protocol with CLK_PHASE=0

When SLV_CLK_PHASE=1, the Slave begins sourcing the data as soon as \$\overline{SPISS}\$ is driven active. When MSTR_CLK_PHASE=1, the Master will drive the first bit out at the beginning of the cycle, corresponding to the first transition of the clock. The receiving device should sample the first data bit on the second transition of the clock.




Figure 36 SPI Protocol with CLK_PHASE=1



MISO/MOSI (DATA) CONFIGURATION

The SPI_CFG configuration register contains control parameters for the MOSI/MISO data.

The BIT_ORDER register selects whether data is transmitted MSB-first or LSB-first.

The WL_1 [1:0] and WL_2 fields select the data word length. The word length can be 8, 16, 24, 32 or 64 bits. The transmission of WL bits is one "transfer". The SPI Slave Select (SPISS) remains asserted for the entire word transfer length.

Note that 64-bit mode (WL_2=1) is only valid for DMA transfers.

SPISS (SLAVE SELECT) PROTOCOL

The SPI module supports two different SPISS protocols. These are the 'Single-Word' transfer mode and the 'Multiple Word' transfer modes.

In Master mode, the SPI_MT_ENA bit controls whether the SPISS signal de-asserts between each word transfer (single-word transfers), remains asserted over multiple word transfers.

Setting SPI_MT_ENA=1 selects the function of the SPI module continually asserting \$\overline{SPISS}\$ over multiple word transfers. When \$\overline{SPI_MT_ENA=0}\$, the \$\overline{SPI}\$ module will treat each data transfer as a separate sequence of \$\overline{SPISS}\$ assertion, \$\overline{SPISC}\$ data transfer, \$\overline{SPISS}\$ de-assertion.

Note that, in Slave mode, there is no unique concept of Multiple-Transfer mode (multiple data transfers per single \overline{SPISS} assertion). The SPI module will simply accommodate whatever is presented on the SPI bus, and move a data word as soon as all the bits are received, regardless of whether \overline{SPISS} is de-asserted between words.

When 'Multiple Word' transfer mode is selected in Master mode, the SPISS signal will assert upon the first data transmission (same as in single-word mode). After completion of the first data word transmission, SPISS remains asserted. Subsequent writes to the SPI_DAT register simply perform further data word transmissions (SPISCLK/MOSI data transfers), and the SPI module remains in this state indefinitely.


When 'Multiple Word' transfer mode is selected in Master mode, there are three methods by which the $\overline{\text{SPISS}}$ line may be de-asserted:

- De-select Multiple Transfer mode (set SPI_MT_ENA=0). Slave Select (SPISS) is deasserted and the Master Mode state machine is returned to 'Idle'. Subsequent SPI transfers will be single-word, unless the SPI_MT_ENA bit is once again set to '1'.
- Re-arm the Multiple Transfer mode by writing a '1' to SPI_MT_IDLE. Slave Select (SPISS) is de-asserted and the master mode state machine is returned to 'Idle'. This effectively does the same thing as (1) above, but without ever leaving the Multiple Transfer mode.
- 3. Select automatic re-arming of the Multiple Transfer mode each time the transfer count (SPI_BP_CNT) is reached. This is valid for byte-packing mode only, and must always be selected when Multiple Transfer mode and Byte-Packing modes are both enabled. This effectively does the <u>same</u> thing as (2) above, but without having to write to the SPI_CTRL register to de-assert SPISS. This function is controlled via register bit BP_MT_ENA.

Note that the request to exit the Multiple Transfer mode is queued, and not immediate. If there is a current transfer in progress, or more outgoing data queued, then SPISS will remain asserted until the outgoing data transmission has completed. The request to exit or re-arm Multiple Transfer mode will occur after transmission of the queued data has completed.

The Single-Word transfer protocol is illustrated in Figure 35 and Figure 36. The Multiple-Word transfer protocol is illustrated in Figure 37.





Note: The incoming (RX) And outgoing (TX) data is shown following the standard protocol of transitioning on 'Launch' edges of SPISCLK. This is configurable using the *_CLK_PHASE bits.

Figure 37 Multiple Transfer Mode

SPISS (SLAVE SELECT) CONFIGURATION AND TIMING CONTROL

The SPI_SS_CFG register is used to control the SPISS signal protocol, allowing user selection of the SPISS signal polarity, set-up and hold timing between SPISS and SPISCLK, and the wait periods between back-to-back transfers.

SS_POL selects the polarity, which may be either Active-High or Active-Low SPISS assertion.

SS_SETUP determines the minimum wait-time from assertion of $\overline{\text{SPISS}}$ to the first SPISCLK transition. Note that the minimum setup time is also constrained as described in the "Signal Timing Requirements" section.

SS_HOLD determines the wait-time between the last SPISCLK transition and the de-assertion of SPISS. Note that the minimum wait time time is also constrained as described in the "Signal Timing Requirements" section.

SS_WAIT determines the wait-time between successive data transfers in single-transfer mode (SPI_MT_ENA = 0). This parameter allows insertion of a chip select pause, to allow downstream slaves to offload their recently-received data.

SCLK_WAIT determines the wait-time between successive data transfers in multiple-transfer mode (SPI_MT_ENA = 1). Note that the $\overline{\text{SPISS}}$ signal is not de-asserted during the SCLK_WAIT period. This parameter allows insertion of a clock pause, to allow downstream slaves to offload their recently received data.

The SPISS signal control timings are measured in numbers of SPISCLK clock cycles, and are illustrated in Figure 38.







Figure 38 SPISS (Slave Select) Timing Diagram

EARLY TRANSMIT DATA PHASE

For circumstances where the SPI port is to be run at a high speed, and there is possibility of long delays between the launch edge and transition of transmitted data, an 'Early Transmit Data Phase' mode is provided.

The Early Transmit Data Phase mode is enabled by setting the TX_PHASE bit in the SPI_CFG register. This control bit affects the transmitted data (SPIMISO) in SPI Slave Mode. Note that the Early Transmit Data Phase mode is supported in SPI Slave Mode only.

When Early Transmit Data Phase mode is enabled, the effect is that the transmitted data transitions half an SPISCLK period early. This allows for a full period of setup time to the 'capture' SPISCLK edge, instead of only half a period of set-up time. The gain in set-up margin is countered by a loss in hold margin. Users should ensure appropriate setup and hold constraints at the ASIC level if this mode is to be used.



Note: The incoming (RX) data is shown following the standard protocol of transitioning on 'Launch' edges of SPISCLK. The outgoing (TX) data transitions half an SPISCLK cycle early, on the 'Capture' edges of SPISCLK.

Figure 39 Early Transmit Data Mode (SPI Slave Mode only)

AUTOMATED RE-TRANSMISSION OF DATA WORD

Upon detection of an Underclock (UCLK_ERR) error (see Table 124), the default behavior of the SPI module is to reset the bit counters and the transmit side holding buffers, assuming that software must re-load the word that did not complete transmission due to the UCLK_ERR error. Note that the receive side holding buffers are not reset, and contain the data word received from the last good transfer.

An optional mode is provided by setting the SPI_UCLK_MODE bit in the SPI_CTRL register. When set, the reset of the transmit side holding buffers due to UCLK_ERR error is disabled, and the word that did not complete transmission remains queued for transmit.

DOUBLE-BUFFERED TRANSMIT

A double-buffered transmit feature is provided, allowing support for slower SPISCLK rates, helping to ensure there is enough time for the transmit buffer architecture to queue up each word for transmission. This effectively makes two final-stage shift-register buffers, actively shifting one buffer while queuing data in the other.

This feature is controlled by the TX_DBL_BUF_ENA register bit (see Table 122).

SPI BYTE-PACKING

The SPI module interface to the AHB bus is 64-bit width. The external SPI data bus format typically uses smaller data widths (down to 8-bit size). To allow more efficient use of AHB bus bandwidth in cases where the SPI bus word size is small compared to the AHB bus width, a byte-packing feature is provided.

The byte packing process employs a data buffering stage, in which the 64-bit AHB bus width is filled with smaller-width SPI words. The precise packing format depends upon the applicable SPI word length.

In the case of SPI Receive (RX) path, SPI words are loaded into a buffer, which is transferred onto the AHB bus when sufficient SPI words have been 'packed'.

For SPI Transmit (TX), the 64-bit AHB data is loaded into a buffer, for transmission in smaller-sized blocks via the SPI protocol.

The SPI byte-packing feature is enabled by setting the BP_ENA control bit. When byte-packing is enabled, the 64-bit AHB bus width is packed as shown in Figure 40, according to the applicable SPI word length.




Figure 40 Byte Packing for different SPI Word Lengths

The Byte Packing State Machine will handle and control movement of data between the Byte Packing holding registers and the SPI holding registers. It also generates a specific Byte-Packing Interrupt and manipulates the DMA handshake signaling such that Interrupt requests and DMA requests are synchronized to the larger-capacity Byte Packing holding registers.

The state machine also handles instances where the total number of words to be packed does not fit precisely into full 64-bit AHB width; the user does not need to make any specific provision for this.

In SPI Master mode, the SPI_BP_CNT register is used to specify the total number of words to be transferred in Byte-Packed format. Note that, to avoid a lock-up, the number of words must be known and configured before the transfer commences.

In SPI Slave mode, the SPI_BP_CNT register provides readback of the number of words that have been transferred. The readback is only valid after the byte-packed transfer has completed, which is detected when SPISS is de-asserted.

In Master and Slave modes, the SPI_BP_CNT_RAW register provides readback of the number of words that have been transferred during the active transfer; the register can be read at any time during the transfer.

Note that, when Multiple Transfer mode is enabled in SPI Master mode, and Byte Packing is also enabled, the BP_MT_ENA register bit must be set to 1.



SPI DMA OPERATIONS

DMA operations associated with the SPI interface are controlled by the SPI_DMA_CTRL register.

For DMA handshake in Master or Slave modes, the SPI_DMA_CTRL register bits must be set for the desired operation:

The WR_RQST_ENA bit enables the DMA Write request handshake, which indicates the transmit buffer is empty and ready for more data.

The RD_RQST_ENA bit enables the DMA Read request handshake, which indicates the receive buffer is full and needs to be read.

In the case where byte-packing is disabled (BP_EN=0), the DMA requests are based on the normal buffer status (empty, full) – ie. mimics the function of the CYC_DONE status.

When byte-packing is enabled (BP_EN=1), the DMA requests are based on the packed BP 64-bit buffer status (empty, full), OR on the determination that the byte-packed transfer is done - ie. it mimics the function of the BP_DONE status.

The CYC_DONE and BP_DONE registers are held within the SPI_STATUS register.



SPI CONTROL SEQUENCES

Typical control sequences for SPI data transmission are illustrated on the following pages.

Note that the different figures illustrate the configurable handling of the Underclock Error (UCLK_ERR) condition, which is selectable as described in Table 124.





Figure 41 Normal SPI Transmission - No Errors




Underclock error - UCLK_ERR = 0

Following an Underclock Error, the user determines what data to send next. Both tx_buffer and the holding register must be primed before the next CYC_DONE. It is recommended that this is done during the UCLK ERR interrupt.

Figure 42 SPI Transmission with Underclock Error, UCLK_ERR=0





Underclock error - UCLK_ERR = 1

Following an Underclock Error, the data in both the tx_buffer register and the holding register are retained, and the word being transmitted at the time of the Underclock error is re-transmitted to the MOSI/MISO output.

Figure 43 SPI Transmission with Underclock Error, UCLK_ERR=1



SPI INTERRUPTS

The SPI module can generate an interrupt when any of the conditions described in the SPI_STATUS register occurs. The interrupt conditions provide status indications of the SPI bus transactions, and are summarised below.

- TX_UFL_ERR (Write Underflow Error): the outgoing data buffer did not get loaded with new data since the last transmission, and another transmission began.
- RX_OFL_ERR (Read Overflow Error): the incoming data buffer did not get off-loaded since the last reception, and was overwritten with another incoming data word.
- SS LE (Leading Edge): the assertion of SPISS was detected.
- SS_TE (Trailing Edge): the de-assertion of SPISS was detected.
- CYC_DONE: a transfer cycle of one word (WL bits) has completed.
- UCLK_ERR (Underclock Error): the de-assertion of SPISS occurred with fewer than WL bits sent/received.
- BP_DONE: a transfer of 'n' words in a byte-packed transfer has completed, indicating that the Byte Packing holding register is full (RX) or empty (TX).

The SPI_INT_STS bit is the logical OR of the enabled status bits. For the interrupt to propagate (to the Interrupt Module and to the HiFi2 EPTM DSP core), the SPI_INT_ENA bit must also be set.

The SPI interrupt control registers are illustrated in Figure 44.




Figure 44 SPI Interrupts



WM0011

SPI REGISTER MAP

This table illustrates the address map of the AHB SPI module

ADDRESS	REGISTER	DESCRIPTION	RESET VALUE
Base + 0x00	SPI_CTRL	SPI Control	0x0000_0000
Base + 0x08	SPI_CFG	SPI Configuration	0x0000_0200
Base + 0x10	SPI_SCLKDIV	SPI Clock Division	0x0000_0008
Base + 0x28	SPI_STATUS	SPI Status	0x0000_0000
Base + 0x30	SPI_SS_CFG	SPI Slave Select Configuration	0x0000_0000
Base + 0x38	SPI_DAT	SPI Data	0x0000_0000
Base + 0x40	SPI_INT_CTRL	SPI Interrupt Control	0x0000_0034
Base + 0x48	SPI_DMA_CTRL	SPI DMA Control	0x0000_0000
Base + 0x50	SPI_BP_CNT	SPI Byte Pack Word Count	0x0000_0000
Base + 0x58	SPI_BP_CNT_RAW	SPI Byte Pack Raw Word Count	0x0000_0000

Table 120 SPI Register Definition

SPI_CTRL - SPI CONTROL REGISTER

												S	SPI C		-	_CTI		s.	TEF	R														
Addr	ess	= (0xF	03	0_0	000																				De	fau	lt	value) =	= 0x	000	00_0	0000
31 30	29	9	28	27	26	25	24	23	3 22	21	20	19	18	17	16	15	14	1	3	12	11	10	0	9	8	7	6		5 4		3	2	1	0
Bits	;				Fiel	d			S	/W		Res	set											Fie	eld									
				ı	Nan	1e			Ac	ces	s	Val	ue									С)e	scr	ipt	ion	1							
31:9				R	eser	ved						0																						
8	1 = On a UCLK_ERR error, the transmit holding register does not get reset, so the word that was transmitting when the UCLK error occurred remains queued. Multi-Master mode (Valid in SPI Master Mode only): 0 = Multi-Master mode, always tri-state the SPISS, SPISCLK and SPIMOSI lines when a transfer is complete.														t. et																			
7	the word that was transmitting when the UCLK error occurred is lost. 1 = On a UCLK_ERR error, the transmit holding register does not get reset, so the word that was transmitting when the UCLK error occurre remains queued. Multi-Master mode (Valid in SPI Master Mode only): 0 = Multi-Master mode, always tri-state the SPISS, SPISCLK and																																	
6			S	PI_	_MT	_EN	A		F	RW		0x	0	0 =	= G	ener	ate s	sin	gle	e tra	ansf	ers	(d	e-as	ser	t SP	ISS	a	e only ifter e PISS a	ac			fer).	
5			S	PI_	_MT_	_IDL	E		V	VO		0x	0	Wr	itir sei	ng a '	1' to he S	th SP	nis t	bit	re-a	rms	s th	е М	ulti	ple 1	Γran	nsf	de on fer op he ma	era	atior			
4				R	eser	ved						0x	0																					
3			,	SP	I_M	ODE			F	RW		0x	0	0 =	= N	/lode laste lave	SP	۱r	noc															
2	,	SF	'I_L	00	DPB.	ACK	_EN	IA	F	RW		0x	0	0 = 1 =	= N = S	nal Lo orma erial rse th	I op inpu	er t i	atio s lir	on. nke	ed to				•		(int	tei	rnal si	gn	nalin	g; (loes	s not



												S	SPI C		_	CTF OL R		STE	R												
Ad	dres	ss =	0xF	030_	_000	00																		De	fau	lt va	alue	= 0	(000	0_0	000
31	30	30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 s Field S/W Reset															14	13	12	2 11	10	9	8	7	6	5	4	3	2	1	0
Bi	its	ts Field S/W Reset																			•	Fie	eld					•			
	Name Access Value																				De	escr	ipt	ion	1						
		Name Access Value SPI in																	le;	seled	ts w	hethe	er S	PI_I	INT_	ST	S wil	l cau	se a	n	
,	,		SI	PI II	NT	FN/4	Δ		F	RW		0x	'n	int	erru	pt, o	r no	t.													
	'		O	' '-''	'''-	L 1 1/	`					0,	.0	0 =	= Dis	sable	e the	inte	erri	upt lir	ıe.										
														1 =	= En	able	the	inte	erru	ıpt lin	e to t	he C	PU								
														SF	ч М	odul	e En	able	Э												
()			SPI	_EN	NΑ			F	RW		0x	:0	0 =	= Dis	sable	ed														
														1 =	= En	able	d														

Table 121 SPI_CTRL Register

SPI_CFG - SPI CONFIGURATION REGISTER

			SPI CON	SPI_CFG FIGURATION REGISTER
Addres	ss = 0xF030_0008			Default value = 0x0000_0200
31 30	29 28 27 26 25 24 23	22 21 20	19 18	17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
BITS	FIELD	S/W	RESET	FIELD
	NAME	ACCESS	VALUE	DESCRIPTION
31:14	Reserved		0	
13	BP_MT_ENA	RW	0x0	Byte-packing in Multiple Transfer mode 0 = Disabled 1 = Enabled This bit must be set to 1 when Byte Packing and Multiple Transfer modes are both enabled in SPI Master Mode. (Byte Packing mode is selected using BP_ENA; Multiple Transfer mode is selected using SPI_MT_ENA; SPI Master mode is selected using SPI_MODE.)
12	BP_ENA	RW	0x0	Byte-packing mode 0 = Disabled 1 = Enabled
11	Reserved		0x0	
10	TX_DBL_BUF_ENA	RW	0x0	Transmit Double-Buffer mode: 0 = Disable double-buffer; single shift register buffer and single queuing buffer 1 = Enable double-buffer; "ping-pong" on shift register transmit output path (keep up with back-to-back words at faster HCLK:SCK ratios)
9	TX_PHASE	RW	0x1	Early Transmit Data Phase: 0 = Disabled - normal transmit data phase, transitions are on the launch edge of SPISCLK 1 = Enabled - output data transitions occur half an SPISCLK period sooner than the normal protocol (i.e. transition on capture edge instead of launch edge) Note that Early Transmit mode is only supported in SPI Slave Mode. This bit should be set to 0 in SPI Master Mode.



				SPI_CFG
			SPI CON	FIGURATION REGISTER
Addres	ss = 0xF030_0008			Default value = 0x0000_0200
31 30	29 28 27 26 25 24 23	22 21 20	19 18	17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
BITS	FIELD NAME	S/W ACCESS	RESET VALUE	FIELD
	NAME	ACCESS	VALUE	DESCRIPTION Word Longth (64 bit extension) use with WL 4 [4:0]:
8	WL_2	RW	0x0	Word Length (64-bit extension), use with WL_1 [1:0]: 0 = Use WL_1 [1:0] to determine word length 1 = Select 64-bit word length Note that 64-bit mode (WL_2=1) is only valid for DMA transfers.
7	SLV_CLK_PHASE	RW	0x0	Slave Mode Clock Phase: Selects the timing of the SPIMOSI and SPIMISO data bits in SPI Slave mode. The definition describes the timing of the first data bit only; subsequent data bits are aligned with the corresponding edge (ie. rising or falling) of successive SPISCLK cycles. 0 = Valid on the first SPISCLK transition after SPISS asserted 1 = Valid on the second SPISCLK transition after SPISS asserted
6	SLV_CLK_POL	RW	0x0	Slave Mode Clock Polarity: 0 = SPISCLK is Low (0) in its inactive state 1 = SPISCLK is High (1) in its inactive state
5	MSTR_CLK_PHASE	RW	0x0	Master Mode Clock Phase: Selects the timing of the SPIMOSI and SPIMISO data bits in SPI Master mode. The definition describes the timing of the first data bit only; subsequent data bits are aligned with the corresponding edge (ie. rising or falling) of successive SPISCLK cycles. 0 = Valid on the first SPISCLK transition after SPISS asserted 1 = Valid on the second SPISCLK transition after SPISS asserted
4	MSTR_CLK_POL	RW	0x0	Master Mode Clock Polarity: 0 = SPISCLK is Low (0) in its inactive state 1 = SPISCLK is High (1) in its inactive state
3	BIT_ORDER	RW	0x0	Least Bit First: 0 = Data is MSB-first 1 = Data is LSB-first
2	SPI_RESET	RW	0x0	Module Reset: 0 = Normal operation 1 = Force soft reset of module. The internal state machines are reset; Status register is cleared; However, the soft reset doesn't affect control register values.
1:0	WL_1	RW	0x0	Word Length select: 00 = 8-bit word length 01 = 16-bit word length 10 = 24-bit word length 11 = 32-bit word length

Table 122 SPI_CFG Register

SPI_SCLKDIV - SPI CLOCK DIVISION REGISTER

For custom-programmed devices, the start-up (default) contents of this register are configured in the fuse memory, and can be set according to the application requirements.

Note that this register can be written and updated prior to software download using the "PLL Configuration Download" code packet.

			SPI CLO	SPI_SC			ISTE	R											
Addres	ess = 0xF030_0010											Def	ault	t va	lue	= 0:	(000	0_0	800
31 30	29 28 27 26 25 24 23	22 21 20	19 18	17 16	15 1	4 13	3 12	11	10	9	8	7	6	5	4	3	2	1	0
BITS	FIELD NAME	S/W ACCESS	RESET VALUE	·		•	•		DE		LD IPTIC	N							
31:16	Reserved		0																
15:0	SPI_SCLKDIV	RW	0x0008	Clock number 0000h 0001h 0002h FFFFh	er of Al = 1 clo = 2 clo = 3 clo n = 655	HBCL ock cy ock cy ock cy 536 cl	LK cycle cycles cycles cycles lock c	cles	in ea	ratio	ohase	of	the	SPI	SCL	K o	utpu		he

Table 123 SPI_SCLKDIV Register

SPI_STATUS - SPI STATUS REGISTER

The SPI_STATUS register is defined in Table 124.

Four status bits in the SPI_STATUS register give an indication of the status of each word transferred. The table below shows some typically expected status, assuming that the status bits are cleared to '0' by software after being read (i.e. reset the status for each transfer).

SS_LE	UCLK_ERR	CYC_DONE	SS_TE	INTERPRETATION
1	0	1	0	First word of a transfer completed – it may be a multiple-word transfer, or it may be a single-word transfer and the chip select has yet to be de-asserted.
1	0	1	1	Single-word transfer completed and chip select has already deasserted
0	0	0	1	Chip select was de-asserted.
1	1	0	1	Underclock error, single-word transfer (not enough bits sent prior to de-assertion of chip select)
0	0	1	0	Subsequent word of a multiple-word transfer completed – there may be more words to come, or it may be the last word and the chip select has yet to be de-asserted.
0	0	1	1	Last word of a multiple-word transfer completed and chip select deasserted
0	1	0	1	Underclock error on subsequent or last word of a multiple-word transfer
х	1	1	1	Underclock error on the 'next' word transfer, before s/w could clear the CYC_DONE status of the previous word. This could occur because Underclock detection is possible within one bit time of the previous successful transfer.



					SPI_STATUS I STATUS REGISTER
Addres	ss = 0xF030_0028				Default value = 0x0000_0000
31 30	29 28 27 26 25 24 23	22 21	20	19 18	17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
BITS	FIELD NAME	S/W ACCES		RESET VALUE	FIELD
31:15	Reserved	ACCES	3	0	DESCRIPTION
14:12	SPI_CURRENT_STS	RO		0x0	Raw status of the SPI master state machine's "current_state" register: 000 = IDLE 001 = CSSETUP 010 = TRANSFER 011 = CSHOLD 100 = CSWAIT 101 = CKWAIT 110 = MTRANS 111 = CSBEGIN
11	Reserved			0x0	
10	RX_BUF_FULL	RO		0x0	Raw indicator of Rx incoming holding register status 0 = No data in holding register 1 = Holding register contains a valid data word
9	TX_BUF_FULL	RO		0x0	Raw indicator of Tx outgoing holding register status 0 = Holding register ready for new data word 1 = Tx Buffer is full
8	TX_UFL_ERR	R/W1C	;	0x0	Write Underflow Error indication: indicates that the outgoing data buffer did not get loaded with new data since the last transmission, and another transmission began. 0 = No Write Underflow since this bit was cleared 1 = Write Underflow detected This bit is cleared by writing a '1' to it. This bit is a sticky status bit, and will set upon meeting the condition regardless of the state of its corresponding interrupt enable TX_UFL_ERR_INT_ENA.
7	BP_DONE	R/W1C	;	0x0	Byte Packing Transfer Done: indicates a request for more packed data. This bit is set when the Byte Packing Holding Register is full (RX) and empty (TX), or when the current transfer of multiple byte-packed words is complete. 0 = Byte Packing Transfer is not complete 1 = Byte Packing Transfer is complete Only valid if byte packing is enabled (BP_EN = 1). This bit is cleared by writing a '1' to it. This bit is a sticky status bit, and will set upon meeting the condition regardless of the state of its corresponding interrupt enable BP_DONE_INT_ENA.
6	SS_TE	R/W1C	;	0x0	Slave Select Trailing Edge Detect: 0 = no SPISS de-assertion detected since this bit was cleared 1 = the SPISS de-assertion has been detected This bit is cleared by writing a '1' to it. This bit is a sticky status bit, and will set upon meeting the condition regardless of the state of its corresponding interrupt enable SS_TE_INT_ENA.
5	CYC_DONE	R/W1C	;	0x0	Cycle Done: this bit will set when the current transfer of word-length "WL" bits is complete. It indicates that "WL" bits were sent on the transmit port and "WL" bits were sampled on the receive port. This bit is cleared by writing a '1' to it. This bit is a sticky status bit, and will set upon meeting the condition regardless of the state of its corresponding interrupt enable CYC_DONE_INT_ENA.



													_	STAT JS RE			ER.														
Addres	ss =	0xF0	030_00	28																			De	fau	lt v	alue	=	= 0x	0000)_0(000
31 30	29	28	27 26	25	24	23	22	21	20	19	18	17	16	15	14	13	3 12	2	11	10	9	8	7	6	5	6 4		3	2	1	0
BITS			FIELD				_	/W		RES												LD				•		•			
			NAMI	E		-	ACC	CES	S	VAL	.UE	11	ــ اـــ		. 0-	الم مد	:4: - :-		-1:0				ION			!:		1	. 41		
4		U	JCLK_E	ERR			R/W	V1C	;	0x	0	wo ass 0 = 1 = Thi Thi reg	ord- ser = N = U is b is b	rclock lengt tion. lo Under Inder bit is a bit is a dless K_ER	h "W derc clock clear a stic of th	loc cccred cky	clock co ondir l by state state	cks and tior wri itus e o	ition n de iting s bit	the n de etect i a '1 , and	SPI tector ed l' to d wi	SCI ed s it. I se	K lii	ne p this	rio s bi	r to S t was	SPI s c	ISS lear	de- ed.		
3			SS_L	E			R/W	W1C	;	0x	0	Sla 0 = 1 = Thi Thi reg	ave = n = a is b is b	SPIS Sit is a collected bit in a collected bit is a collected bit in a collected bit is a collected bit in a	ct Le SSa Sas clear a stic	ead sei red cky	ding ertion rtion by state	Econ con was	dete as d iting bit	ected dete a '1 , and	d sincted of to d wi	it. I se	t up	on n	nee	eting	the	e cc	onditi	on	
2		RX	(_OFL_	_ERF	₹		R/V	W1C	;	0x	0	get inc 0 = 1 = Thi Thi reg	t of om N R is t is t	Bufferfoad Ming of More Read (More Bead (ded state of the control of the cont	sing wo lye flow red cky he	ce the rd. write de the	he w s etec wri tus e o	last ctec iting s bit of its	trec e this d a '1 , and	eptions bit	on, a was it. I se	and s cle t up	was arec	ov d	erwr	the	en w	vith a	inot	
1			Reserv	ed						0x	:0																				
0		SF	PI_INT_	_STS	6		R	RO		0x	0	RX SS No '0', cor sta	(_C s_L te th ndi	nterru DFL_E, qu that it lose s ition, l s bits y allo	ERR alifie the tatu but v are	d, U ed co s b will tru	OCLA with orresoits the not e "ra	K_E ea spo her co aw"	ERF ach ach andii mse antril " sta	R, BF corr ng *. elves bute atus	espo INT will to t bits	ONI ondi _EI stil ne a	E, C ng * NA o I ass asse d the	YC_ IN of the sert or rtion	DC T_E ose upo	ONE, ENA e stat on me	S: en tus ee	S_T able bits ting NT_	E are. s is rethe STS	ese . Th	ne

Table 124 SPI_STATUS Register



SPI_SS_CFG- SPI SLAVE SELECT CONFIGURATION REGISTER

									SI	PI S	LA	VE S			PI_S	_			TION	RE	GIS	STE	R												
Addres	ss =	0xF	030	_00	30																					De	fau	lt ۱	va	lue	= 0	x0	0000	_0(000
31 30	29	28	27	26	25	24	4 23	3 2	2	21	20	19	18	17	7 16	15	14	1	13 12	2 1	1	10	9	8		7	6	,	5	4	3		2	1	0
BITS			-	IELI AMI	_			Α	_	/W CES	s	RES VAI			•			•	•			DE	-	ELI RIP	_	ON		•					·		
31:21			Re	serv	ed							C)																						
23:20	SCLK_WAIT RW 0x0														time I (SPI_ SPIS durin	oetwo MT_ CLK g this	een s ENA clock	su \= k (1). Th	sive ne r s be	e da egi	ata t ster een	rar va ba	sfe lue ck-1	rs se to-	in n ts t bac	nult he i	iple mir an	e-t nin sfe	rans num ers.	sfer nui Not	m mb e t	ode oer c that,	f	
19:16	SPISCLK clock cycles between back-to-back transfers. Note that, during this wait time, SPISS remains active, but SPISCLK does no toggle. Slave Select Wait (Valid in SPI Master Mode only): determines the time between successive data transfers in single-transfer mode														f																				
15:12			SS _.	_HO	LD				R	W		0×	(Ο	7	The r	egist	er va	alu	ld (Va ue set last S	s th	ne r	mini	mι	m r	nur	nbe	er of	f S	PI:					cle	es
11:8		į	SS_	SET	UP				R	W		0×	(0	7	The r	egist	er va	alu	tup (\ ue set asser	s th	ne r	<u>nini</u>	mι	m r	nur	nbe	er of	f S	PI	SCL				cle	es
7:3			Re	serv	ed							0x	00																						
2			SS	S_P(DL				R	W		0>	:0	(Slave 0 = A 1 = A	ctive	low		ive le	vel	sel	ect	(M	aste	er o	or S	Slav	e r	no	des):				
1:0			Re	serv	ed							0>	0																						

Table 125 SPI_SS_CFG Register

Note that setting (or resetting) the SS_POL bit may cause SS_TE, SS_LE and CYC_DONE to be set in the status register; these may need to be cleared out before operations begin. It is recommended to set SPI_ENA=0 whilst configuring the SPI module. SPI_ENA should be set to 1 after the SPI_SS_CFG register (and other registers) have been set to the desired values.

WM0011

SPI_DAT- SPI DATA REGISTER

													SP		PI_	-	T SIST	ER													
Ad	dre	ss =	0xF	030	_00	38															De	faul	t val	lue	= 0x	000	0_0	000_	_000	0_0	000
63	62	61	60	59	58	57	56	55	54	53	52	51	50	49	48	47	46	45	44	43	42	41	40	39	38	37	36	35	34	33	32
31	62 61 60 59 58 57 56 55 54 53 52 51 50 4 30 29 28 27 26 25 24 23 22 21 20 19 18 1														16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Bľ	TS		•	-	IEL[_				S/W CES		RES VAL									DE	FIE	ELD RIPT		,			•	•		
63	3:0			SP	I_D/	ΑT			F	RW		0														iffer.		ffer.			

Table 126 SPI_DAT Register

SPI_INT_CTRL - SPI INTERRUPT CONTROL REGISTER

									SP	ı int			I_IN PT C				EGIS	TER	ł											
Addre	ss =	0xF0	30_00	40																		De	faul	lt ۱	/alue	=	0x	0000	_00)34
31 30	29	28 2	27 26	25	24	1 23	22	21	20	19	18	17	7 16	15	14	13	12	11	10	9	8	7	6	į	5 4		3	2	1	0
BITS			FIEL NAM	_		ı	_	S/W CES	s	RES									DE		ELC RIP	TION	ı							
31:9			Reserv	ved						0																				
8	TX	_UFL	_ERR	:_INT	T_E	ΝA	F	₹W		0x	0	0	Contro) = Di I = Ei	sable	ed	ner t	the T	X_U	FL_	ER	R bit	ass	erts	th	e SPI	In	terr	upt		
7	E	BP_D	ONE_I	INT_	_EN	Α	F	RW		0x	0	0	Contro) = Di I = Ei	sable	ed	ner t	the E	BP_C	ONE	E bi	t as	serts	the	SI	PI Into	errı	upt			
6		SS_	TE_IN	T_E	NA		F	RW		0x	0	0	Contr) = Di l = Ei	sable	ed	ner t	the S	SS_T	E bit	t as	sert	s the	SPI	l Ir	nterru	pt				
5	С	YC_E	ONE_	_INT_	_EI	NΑ	F	RW		0x	1	0	Contro) = Di l = Ei	sable	ed	ner t	the C	CYC_	DOI	NE	bit a	sser	ts th	e :	SPI II	nte	rrup	ot		
4	U	CLK_	ERR_	INT_	_EN	NA	F	RW		0x	1	0	Contro) = Di l = Ei	sable	ed	ner t	the L	JCLK	_EF	RRI	bit a	ssert	s the	e S	SPI In	ter	rup	t		
3		SS_	LE_IN	T_E	NA		F	RW		0x	0	0	Contr) = Di I = Ei	sable	ed	ner t	the S	SS_L	E bit	t as	sert	s the	SPI	l Ir	iterru	pt				
2	RX	_OFL	_ERR	R_IN ⁻	T_E	ΝA	F	RW		0x	1	0	Contro) = Di I = Ei	sable	ed	ner t	the F	RX_C)FL_	ER	R bi	t ass	erts	th	e SP	l In	ter	rupt		
1:0		ı	Reserv	ved						0x	0																			

Table 127 SPI_INT_CTRL Register



WM0011

SPI_DMA_CTRL- SPI DMA CONTROL REGISTER

											SPI	SI	_	DM/	_			TE	R											
Ad	dres	ss =	0xF	030_0	048																		De	faul	t va	lue	= 0:	k 000	0_0	000
31	30	29	28	27 26	3 25	24	23	22	21	20	19	18	17	16	15	14	13	12	2 11	10	9	8	7	6	5	4	3	2	1	0
BI	TS	FIELD S/W RESET NAME ACCESS VALUE Reserved 0																	DE		LD RIPT	ION								
31	:2	NAME ACCESS VALUE DESCRIPTION																												
1			WR	R_RQS	T_EI	NA		F	RW		0x	α0	0 = 1 =	= Dis = Ena	able able	ed d			ible fo				fer t	o the	e SF	·I_D.	AT r	egis	ter	
C)		RD	_RQS	T_EN	NΑ		F	RW		0x	κ0	0 =	= Dis = Ena	able able	e d			ible fo				fer f	rom	the	SPI_	_DA	T re	giste	er

Table 128 SPI_DMA_CTRL Register

SPI_BP_CNT - SPI BYTE PACK WORD COUNT REGISTER

SPI BP CNT																														
SPI BYTE PACK WORD COUNT REGISTER																														
Add	Address = 0xF030_0050															Default value = 0x0000_0000													000	
31	30	29	28	27 26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
ВІТ	BITS FIELD NAME							_				SET		FIELD DESCRIPTION											•					
		SPI_BP_CNT											Master Mode (R/W) - Sets the total number of <u>"WL"</u> -bit words for a byte-packed transfer. The transfer completes (and SPISS is de-asserted) when the raw count (SPI_BP_CNT_RAW) reaches this value.														•			
31:	:0							F	RW.		0x00 000	_	Slave Mode (RO) - Indicates the total number of "WL"-bit words transferred for a byte-packed transfer. The value is captured from the raw count at the end of a byte-packed transfer; the readback value is thus invalid until completion of the transfer.																	

Table 129 SPI_BP_CNT Register

SPI_BP_CNT_RAW - SPI BYTE PACK RAW WORD COUNT REGISTER

SPI_BP_CNT_RAW SPI BYTE PACK RAW WORD COUNT REGISTER																															
Ad	Address = 0xF030_0058														Default value = 0x0000_0000													000			
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Bľ	ITS FIELD S/W RESET NAME ACCESS VALUE										FIELD DESCRIPTION																				
31	:0	Ţ	SPI_	BP_	_CN	T_R	RAW		F	RW	(Master Mode - This register is reset to zero whenever the use the SPI_BP_CNT register. Increments for each WL word transuntil the raw count reaches the value loaded in SPI_BP_CNT. Slave Mode - This register is reset to zero whenever a trailing SS_TE (de-assertion of SPISS) is detected. Before being resection of this raw count is captured in the SPI_BP_CNT rec										nsfe T g ed set,	rred Ige the								

Table 130 SPI_BP_CNT_RAW Register



WM0011 Production Data

DMA CONTROLLER MODULE

BASE ADDRESS 0xF040_0000

DMA FEATURES

- 32 Independent Channels
- Fixed-priority 'fairness arbitration' algorithm for all enabled channels
- DMA requests can be assigned to a high priority or low priority arbitration group; each group is arbitrated separately
- Configurable level or edge detection of DMA request signals per channel
- Software Transfer Trigger per channel
- Automated double buffer configurable to load a new transfer set of Source/Destination/Transfer Length registers upon completion per channel
- Support for 64-bit, 32-bit, 16-bit or 8-bit transfers per channel
- Burst Transfer mode for transfers in Low priority arbitration group
- Programmable transfer length (ie. number of bytes)
- Static or incrementing Source and Destination Address per channel
- Maskable Error, Terminal Count, Watermark, Null Link interrupts per channel
- Programmable handshaking
- DMA chaining capability via Linked List descriptors
- Programmable Endian byte-swapping function
- DMA striding
- Write access to SHA module via dedicated FIFO buffer



DMA CHANNEL CONTROL

The following control attributes are provided for each DMA channel:

- Transfer size the overall number of bytes to transfer
- Transfer arbitration priority, burst mode/size, chaining mode, watermark threshold, endian swap mode, other per channel modes
- Base Addresses for both Source and Destination, and a buffer set of these registers
- Address mode for both Source and Destination (eg. fixed addressing for accessing FIFOs, incrementing addressing for accessing memory)
- Flow Control can be hardware (ACK) controlled for peripheral modules, or can be software controlled for memory transfers

Some modules are supported on specific DMA channels only, as noted in Table 131. The required handshake (ACK) configurations for the associated TX/RX functions must also be observed.

Note that the restriction applies to the particular module, not to the DMA channel.

MODULE / PATH	DMA CHANNEL	HANDSHAKE (ACK) R	EQUIREMENTS
SPI RX	Channel 4	(No specific requirements)	
SPI TX	Channel 5	(No specific requirements)	
AIF1 RX	Channel 6	Source Data Phase ACK	DMA_SRC_ACK_CTRL=1 DMA_ADP_ACK_CTRL=0
AIF2 RX	Channel 7	Source Data Phase ACK	DMA_SRC_ACK_CTRL=1 DMA_ADP_ACK_CTRL=0
AIF1 TX	Channel 8	Destination Data Phase ACK	DMA_SRC_ACK_CTRL=0 DMA_ADP_ACK_CTRL=0
AIF2 TX	Channel 9	Destination Data Phase ACK	DMA_SRC_ACK_CTRL=0 DMA_ADP_ACK_CTRL=0
AIF3 RX	Channel 10	Source Data Phase ACK	DMA_SRC_ACK_CTRL=1 DMA_ADP_ACK_CTRL=0
AIF3 TX	Channel 11	Destination Data Phase ACK	DMA_SRC_ACK_CTRL=0 DMA_ADP_ACK_CTRL=0

Note: the Handshake (ACK) configuration is selected using the DMA_SRC_ACK_CTRL and DMA_ADP_ACK_CTRL control fields in the DMA Control 1 Register (DMA_CTRL1_n)

Table 131 DMA Channel Assignments

The Handshake (ACK) configuration is selected using the DMA_SRC_ACK_CTRL and DMA ADP ACK CTRL control fields in the DMA Control 1 Register (DMA CTRL1 n).

Note that the DMA Handshake must also be enabled in the respective path for the applicable module(s). In the case of the SPI module and AIF modules, refer to the SPI_DMA_CTRL and AIF_INT_CTRL registers respectively,



DMA CHANNEL ARBITRATION

Channel requests may be assigned by configuration to either the high or low priority group. The high priority channels (as programmed by the DMA_CH_PRI_LOW_ENA bits) are arbitrated separately from the low priority channels.

The arbiters receive requests from each DMA channel. Each DMA channel receives an arbitration slot; further requests from this channel reaching the priority encoder are disabled until all current requesting channels have been serviced within that priority group.

Channels within each group have a fixed-priority where lower numbered channels have the higher priority (i.e. channel 0 is highest priority, followed by channel 1, etc.). However, the servicing of all channels within a high or low priority group is ensured by the disabling of granted requests until all requesting channels in the group have had an opportunity to be serviced.

The arbitration result will be selected from the low priority channels only if there are no high priority requests

Low priority channels for which the burst write portion of a DMA transfer is pre-empted retain the preempted status for the next time no high priority channels are selected by the arbiter. Only one channel may be pre-empted at a time.

In the event of conflicting demands for accessing the AHB bus, the priority selection is determined by the DMA_AHB_ARB_SET bit. Priority is given either to the DSP core, or else to the DMA controller. Care should be taken when selecting DMA priority, as this can cause the rest of the system to be locked out until the DMA activity completes. This concern is only applicable for 'memory to memory' transfers, where there is no external I/O interface constraining the transfer speed.

NORMAL DMA OPERATION

The DMA copies data between memory addresses and/or peripheral modules. The DMA can support 64-bit, 32-bit, 16-bit, or 8-bit data word sizes; the word size is selected using the DMA_SRC_HSIZE and DMA_DST_HSIZE register fields.

Note that, for DMA transfers to/from the AIF modules, the data word size must be 32 bits (DMA_DST_HSIZE=0x2).

For normal DMA operation, the Primary set of Source/Destination/Transfer Length registers are configured for the applicable DMA channel. When the channel is enabled (DMA_CH_ENA=1), these registers direct the DMAs to proceed until the transfer count (DMA_CNT) equals the Transfer Length (DMA_PRI_LEN); the DMA activity for the channel then stops. The Terminal Count Status bit (and Terminal Count Interrupt, if un-masked) will also be asserted at this time. The channel must then be re-enabled for further DMAs to occur.

By default, the Source & Destination addresses increment after each data transfer; this is selectable using DMA_SRC_NINC and DMA_DST_NINC. The default increment step is equal to the number of bytes selected as the Source & Destination word size (DMA_SRC_HSIZE, DMA_DST_HSIZE). Other increments can be configured using the Stride function.

Hardware handshake (ACK) control must be configured for DMA transfers to/from the SPI or AIF modules. This is configured using the DMA_SRC_ACK_CTRL and DMA_ADP_ACK_CTRL control bits. Note that some modules have specific ACK requirements, as noted in Table 131.

Software transfer control is used (instead of the ACK handshake control) for 'memory' transfers. Software transfer control is selected using the DMA_SOFT_XFER_ENA bit.

The DMA_LOCAL_DST_ADDR and DMA_LOCAL_SRC_ADDR bits select a local address (internal to the DMA controller) for the data destination or source. Local addresses are undefined, and implemented as Null (Write) or '0' (Read) values.



SHA MODULE DATA INPUT

Data transferred by the DMA module can be enabled as input to the SHA module by setting the DMA SHA XFER ENA bit for the respective DMA channel.

SHA data input is implemented via a FIFO buffer within the DMA module. The destination address (ie. within the SHA module) is configured automatically.

Note that, when the SHA data transfer is enabled, this is additional to any 'normal' transfer configured using the Destination registers (eg. DMA_PRI_DST_n). To transfer data to the SHA alone, and not to any other destination, the DMA_LOCAL_DST_ADDR bit should be used to select a 'Null' destination address, as described above.

The DMA_FIFO_STATUS register provides an indication of the SHA FIFO buffer status. This can be read at any time, or selected as an input to the Interrupt controller.

Note that the SHA data transfer (via the FIFO) may take longer than the transfer to the DMA_PRI_DST_n destination. In this event, the SHA FIFO buffer status will indicate data in the buffer after the DMA channel has disabled.

DOUBLE-BUFFER DMA OPERATION

Normal DMA operation, using the Primary set of Source/Destination/Transfer Length registers, is described above.

When double-buffered operation is enabled, a Secondary (buffer) set of Source/Destination/Transfer Length registers are available to automatically extend DMA activity without incurring any gap between one transfer and the next. Double-buffered operation is enabled by setting the register bit DMA_DWB_ENA = 1. The Secondary (buffer) register set is loaded into the Primary register set upon the Terminal Count interrupt being set. The Secondary (buffer) register set is only used when Double Buffer operation is enabled.

Normally, the DMA_CH_ENA bit in the DMA_CTRL1 register is set to 0 upon reaching the Terminal Count, and would stay cleared. When Double-buffered Operation is enabled, the DMA_CH_ENA will be set automatically after the primary registers have been updated, allowing DMA processing to continue.




Figure 45 Double Buffer Register Structure

After the Terminal Count interrupt, the DMA_DWB_ENA bit is cleared to 0 by the hardware, indicating that the Secondary Buffer registers are empty. The Secondary Buffer registers can then be re-loaded, and DMA_DWB_ENA set to 1, to configure the next transfer. Note that the Primary register set should not be modified unless DMA_CH_ENA and DMA_DWB_ENA are both cleared.

Double-buffer operation is extended by loading the next buffer register set and re-enabling DMA_DWB_ENA, as described above. If the current transfer completes before the Secondary Buffer registers have been loaded (ie. before the DMA_DWB_ENA bit has been set to 1), then the DMA channel will be disabled, and must be enabled again by setting DMA_CH_ENA=1.

Note that, depending on the length of each DMA transfer operation, there may be only a short time window between the Terminal Count Interrupt (DMA_DWB_ENA=0) and completion of the next transfer. For continuous DMA operation, the secondary buffers must be loaded for the next transfer before the previous one completes.

Further operations are automatically disabled after the DMA_DWB_ENA bit is set to 0 by the hardware. This can be re-enabled by setting DMA_DWB_ENA=1.



Multiple DMA processes can be chained in a defined sequence using the DMA_LINK_ADDR register, as described below.

LINKED LIST DMA CHAINING

The Linked List feature enables multiple DMA processes to be chained in a defined sequence. This feature is enabled using the DMA_LINK_ENA bit.

Linked List DMA chaining is supported for High Priority channels only; Burst Data transfers are not supported with the Linked List feature.

Linked List DMA chaining is supported with 32-bit data word size only (DMA_SRC_HSIZE=0x2, DMA_DST_HSIZE=0x2). DMA chaining makes use of the DMA double buffer mechanism, which must be enabled by setting DMA_DWB_ENA=1.

When a DMA is initiated, and DMA_LINK_ENA is set, the primary register set is invalid except for the DMA_LINK_ADDR register, which indicates where the first descriptor is located in memory. When the channel is enabled (with DMA_LINK_ENA also enabled), the DMA controller fetches the initial descriptor and writes it to the Secondary (buffer) set of Source / Destination / Transfer Length / Next Link Address registers. The newly-loaded buffer register set is then loaded into the primary register set, and the DMA will proceed as directed by the initial parameters. When the DMA reaches its Terminal Count, the subsequent descriptor is fetched and loaded (as directed by the DMA_LINK_ADDR register), and the process continues. If the link address DMA_LINK_ADDR is set to 0x0000_0000, the chaining will terminate.

Note that the fetch of the next descriptor from memory is itself a DMA operation. The source address is the next link address from the primary set, and the destination address is base address of the buffer set of registers within the DMA controller.

The DMA descriptor for	armatic arranged :	n linked list memor	, as described below.
The Divia descriptor to	ormar is arranded i	n iinkea iist memorv	as described below:

DESCRIPTION	ADDRESS
Source Address	= DMA_LINK_ADDR
Destination Address	= DMA_LINK_ADDR + 0x4
Transfer Length	= DMA_LINK_ADDR + 0x8
Next Linked descriptor Source Address	= DMA_LINK_ADDR + 0xC

Table 132 Linked List Memory Addressing

Note that Linked List DMA chaining is supported with either hardware handshake (ACK) or software controlled transfers. The required transfer control (selected by DMA_SOFT_XFR_ENA) depends upon the peripheral type(s) associated with the transfer. The DMA_SOFT_XFR_ENA bit is described in Table 156.

DMA transfers can be configured to generate an interrupt on every Terminal Count. Linked DMA transfers can be configured to assert the interrupt on every terminal count, or on just the final terminal count of the DMA transfer set. This is selected using the DMA_LINK_INT register bit.

Linked DMA transfers may also be configured to interrupt when the next field in the fetched descriptor is 0x0000_0000 (NULL) - indicating that the fetched DMA descriptor is for the last DMA transfer set in the chain. The 'Link Null' status can be read from the DMA_LINKNUL_STS register; the un-masked status bits are used to trigger the DMA_LINKNUL_INT_STS Interrupt Status.

On reaching the end of the Linked List DMA chain, the DMA_DWB_ENA bit is cleared to 0 by the hardware. The Linked List chain can then be disabled. Note that the Linked List function must be disabled (by setting DMA_LINK_ENA=0) before a subsequent Linked List is enabled.

An example Linked List DMA Chain operation is described in the "DMA Program Examples" section.



DMA STRIDING

Under default conditions, the Source & Destination addresses increment after each data transfer; the address increment is equal to the number of bytes selected as the Source & Destination word size (DMA_SRC_HSIZE, DMA_DST_HSIZE). The DMA controller also supports a DMA striding feature whereby the next AHB address may stride forward (increment) by a selectable multiple of the default step size, and can also access a number of interleaved sets of address registers.

Typical applications for DMA striding include sorting different channels of received data into separate buffers, or combining multiple buffers of audio data for interleaved transmission.

Striding is configured using the DMA_STRIDE register. The stride feature can be enabled for source addresses and/or destination addresses using the DMA_STRIDE_SRC_ENA and DAM_STRIDE_DST_ENA fields. Note that this feature is limited to non-burst DMAs only.

Note that, when striding is enabled for source addresses, the DMA_SRC_NINC bit must set be 0. When striding is enabled for destination addresses, the DMA_DST_NINC bit must set be 0.

The magnitude of the stride step is configured via the DMA_STRIDE_LEN field. Setting DMA_STRIDE_LEN = 0x3 sets the stride step as 4 x the DMA_SRC_HSIZE number of bytes. If DMA_SRC_HSIZE = 0x2 (32-bits, 4 bytes), then the stride step size is 4 x 4 = 16 bytes in this case.

The number (count) of stride steps taken before beginning a next set of stride steps is configured via the DMA_STRIDE_CNT field. Setting DMA_STRIDE_CNT=0x2 selects 3 steps to be taken before the selecting the next set of memory addresses.


The first set of stride steps begins with the configured source or destination AHB address for the channel. Subsequent sets of stride steps begin at the initial address of the previous set of stride steps incremented by the number of bytes indicated by DMA_SRC_HSIZE. The striding process thus selects interleaved values of source and/or destination data addresses. Successive strides will be executed until the total number of bytes transferred reaches the transfer size (DMA PRI LEN).

An example DMA striding sequence is described in Figure 46. This illustrates how the DMA stride function could be used to convert an interleaved set of data into separate buffers.

Note that the DMA stride function could also be used to perform the reverse function, ie. combining multiple buffers of data into an interleaved set.

In the example shown, the data word size is 32-bits (DMA_SRC_HSIZE = 0x2). The stride sequence is configured using the DMA_STRIDE_LEN and DMA_STRIDE_CNT registers, as shown.





Register configuration for illustrated DMA transfer:

DMA_PRI_SRC = 0x200
DMA_PRI_DST = 0x100
DMA_PRI_LEN = 0x30
DMA_STRIDE_SRC_ENA = 0x0
DMA_STRIDE_DST_ENA = 0x1
DMA_STRIDE_LEN = 0x3
DMA_STRIDE_CNT = 0x2

Initial Source address = 0x200
Initial Destination address = 0x100
Transfer length = 48 bytes
Striding disabled for Source addresses
Striding enabled for Destination addresses
Stride step size of 4 x 32-bit words, ie. 0x10 bytes
Stride count of 3 steps before next set of strides

Figure 46 DMA Striding Example

BURST DATA TRANSFERS

To improve the efficiency of low-priority DMA operations, these channels are configured as Burst Data transfers. This is a mechanism where multiple data words are transferred in a single 64-bit AHB operation.

Burst Data transfers are enabled by setting DMA_AHB_BURST_ENA=1. The Burst Data transfer must be enabled for Low-Priority DMA channels, and must be disabled for High-Priority DMA channels. Accordingly, DMA_AHB_BURST_ENA and DMA_CH_PRI_LOW_ENA must always be set to the same value.

The maximum burst size/type is configured using the DMA_AHB_MAX_BURST field. It is recommended that the highest setting (10) is selected in all cases.

The auto-increment option must be enabled for Source addresses and Destination addresses (DMA_SRC_NINC=0 and DMA_DST_NINC=0) when Burst Data transfer is enabled. As with other DMA transfers, the Source and Destination addresses must be aligned with the data word size (DMA_SRC_HSIZE, DMA_DST_HSIZE).

The Burst Data transfer mode cannot be used with an I/O or FIFO-type device (ie. cannot be used for DMA transfers to/from the SPI or AIF modules).

Note that, once a DMA Burst Data transfer has been commanded, there is no provision to cancel the transfer.

The Burst Data controller automatically handles instances where the transfer length (LEN) does not align exactly with the 64-bit AHB width. Burst Data transactions are limited to 1kB address boundaries; the burst controller automatically handles any transfers that cross over these limits.

After a Burst Data transfer has been initiated, it is possible that a high-priority DMA channel may be subsequently enabled before the write portion of the Burst Data transfer. In this case (known as 'pre-emption'), the high-priority DMA channel will be serviced, and the Burst Data transfer is deferred.

DMA BYTE SWAP

The DMA_BYTEx_SRC fields within the DMA_CTRL2 register provide a universal byte swap feature. The source byte for each byte within the destination register may be selected independently.

The register defaults are set so that no byte swapping occurs for a DMA transfer for the AHB write data bytes relative to the AHB read data bytes. The byte swapping is illustrated in Figure 47. The byte swap is universal since each byte of the destination AHB write data word may be selected from any byte in the AHB source read data word.

Note that, when Endian Byte Swap is enabled (DMA_ENDIAN_SWAP_ENA=1), then the DMA_BYTEX_SRC fields are ignored.




Figure 47 DMA Byte Swap

When 32-bit word size is selected, the DMA_BYTE[7,6,5,4]_SRC registers must be set to the same values as the respective DMA_BYTE[3,2,1,0]_SRC register.



When 16-bit word size is selected, the DMA_BYTE[7,5,3]_SRC registers must all be set to the same value as the DMA_BYTE1_SRC register. The DMA_BYTE[6,4,2]_SRC registers must all be set to the same value as the DMA_BYTE0_SRC register.

If any of the DMA_BYTEn_SRC fields select a byte that is outside the selected data word size (eg. selecting Byte 4 when the word size is 32-bits), then a Modulus function will adjust the selection to a valid setting for the applicable data word size. This ensures that the default register settings will always result in 'no swap', regardless of the data word size.

ENDIAN BYTE SWAP

An Endian Byte Swap function is provided, which is enabled using the DMA_ENDIAN_SWAP_ENA control bit. The Endian Byte Swap is designed to support 64-bit, 32-bit, 24-bit or 16-bit application word sizes, as selected by DMA_ENDIAN_SWAP_LEN.

In the case of packed data words, 2 or more application words may be arranged within the DMA data word, as shown in Figure 48. The swap is typically configured so that the position of each packed word is unchanged by the swap, but the associated bytes are reverse-ordered.

For 24-bit word data, a padding byte (0x00) is included in the word definition; this may be either in the Most Significant or Least Significant Byte position.

Packed data formats are illustrated in Figure 48. Note that byte packing is implemented outside the DMA controller, within the SPI module only.

It is recommended to ensure that the selected swap is compatible with the DMA data word size (and packing configuration, if applicable).

For example, if the DMA data word size is 16-bit, then the 32-bit word Endian Byte Swap (DMA_ENDIAN_SWAP_LEN=3h) should not be selected. The DMA data word size may be larger than the application word size, but cannot be smaller.




Figure 48 Data Word Packing

Figure 49 illustrates the Endian Byte Swap options, selectable by DMA_ENDIAN_SWAP_LEN. Note that the data within each byte is not affected by this function.

- The 64-bit application word swap is a reverse ordering of the 8 bytes.
- The Packed 32-bit application word swap is a reverse ordering of each 4-byte word.
- Two different swaps are supported for Packed 24-bit Application Word swaps, with the padding
 bytes either in the Most Significant or Least Significant Byte position. In each case, the padding
 bytes are unchanged, and the swap is a reverse ordering of each 3-byte word.
- The 16-bit application word swap is a reverse ordering of each 2-byte pair.



64-bit Application Word Endian Byte Swap DMA_ENDIAN_SWAP_LEN = 4h. 63 n Byte 6 Byte 5 Byte 4 Byte 3 Byte 2 Byte 1 Byte 0 Byte 0 Byte 1 Byte 2 Byte 3 Byte 4 Byte 5 Byte 6 Byte 7 Packed 32-bit Application Word Endian Byte Swap DMA_ENDIAN_SWAP_LEN = 3h. 63 Byte 6 Byte 5 Byte 4 Byte 3 Byte 2 Byte 1 Byte 0 Byte 7 Byte 4 Byte 5 Byte 6 Byte 7 Byte 0 Byte 1 Byte 2 Byte 3 Packed 24-bit Application Word Endian Byte Swap (pad in MSB) DMA_ENDIAN_SWAP_LEN = 2h. 00h Byte 6 Byte 5 Byte 4 00h Byte 2 Byte 1 Byte 0 Byte 1 Byte 2 00h Byte 4 Byte 5 Byte 6 00h Packed 24-bit Application Word Endian Byte Swap (pad in LSB)
DMA_ENDIAN_SWAP_LEN = 1h. 63 Byte 7 Byte 6 Byte 5 00h Byte 3 Byte 2 Byte 1 00h Byte 5 Byte 6 Byte 7 00h Byte 1 Byte 2 Byte 3 00h Packed 16-bit Application Word Endian Byte Swap DMA_ENDIAN_SWAP_LEN = 0h Byte 7 Byte 6 Byte 5 Byte 4 Byte 3 Byte 2 Byte 1 Byte 0 Byte6 | Byte 7 | Byte 4 | Byte 5 | Byte 2 | Byte 3 | Byte 0 | Byte 1

Figure 49 Endian Byte Swap

DMA INTERRUPTS

DMA interrupts may be triggered by any of the following events:

- Terminal Count being reached
- Watermark Threshold being reached or exceeded
- Next Link address for a Linked DMA transfer is NULL
- SHA transfer FIFO status
- · Error conditions

Whenever an Error or Terminal Count condition occurs, the corresponding DMA_CH_ENA bit will be reset to 0, disabling further transfers on that channel. Note that the channel will be disabled regardless of whether the Error or Terminal Count interrupts are masked for the channel. Watermark and 'Link Null' conditions will also cause interrupts, but do not disable transfers.

When Double-buffered Operation is enabled, the DMA_CH_ENA will be set automatically after the primary registers have been updated, allowing DMA processing to continue.

Note that a SHA data transfer (via the FIFO) may take longer than the transfer to the DMA_PRI_DST_n destination. In this event, the SHA FIFO buffer status will indicate data in the buffer after the Terminal Count is reached, and after the DMA channel has been disabled.

The status bits relating to each interrupt condition are latched, and are held high once set. The latched values are available to be read via the DMA_TC_STS, DMA_WMARK_STS, DMA_LINKNUL_STS, DMA_FIFO_STATUS and DMA_ERR_STS registers. Individual bits may be cleared by writing a '1' to the respective bit. Each condition may be individually masked from contributing to the DMA interrupt via the associated *_INT_MSK bits.

The DMA interrupt output signal (when enabled using DMA_INT_ENA=1) is the "OR" of all the unmasked interrupt status register bits.

The DMA interrupt control registers are illustrated in Figure 50.




Figure 50 DMA Interrupts



DMA REGISTER MAP

This table illustrates the address map of the DMA module.

ADDRESS	REGISTER	DESCRIPTION	RESET VALUE												
Base + 0x00	DMA_GLB_CTRL	DMA Global Control	0x0000_0000												
Base + 0x04	DMA_INT_STS	DMA Interrupt Status	0x0000_0000												
Base + 0x08	DMA_TC_INT_MSK	DMA Terminal Count Interrupt Mask (Channels 31:0)	0x0000_0000												
Base + 0x10	DMA_ERR_INT_MSK	DMA Error Interrupt Mask (Channels 31:0)	0x0000_0000												
Base + 0x18	DMA_WMARK_INT_MSK	DMA Watermark Interrupt Mask (Channels 31:0)	0x0000_0000												
Base + 0x20	DMA_LINKNUL_INT_MSK	DMA Link Null Interrupt Mask (Channels 31:0)	0x0000_0000												
Base + 0x28	DMA_TC_STS	DMA Terminal Count Status (Channels 31:0)	0x0000_0000												
Base + 0x30	DMA_ERR_STS	DMA Error Status (Channels 31:0)	0x0000_0000												
Base + 0x38	DMA_WMARK_STS	DMA Watermark Status (Channels 31:0)	0x0000_0000												
Base + 0x40															
Base + 0x48 DMA_FIFO_INT_MASK DMA FIFO Interrupt Mask 0x0000_0000															
Base + 0x48 DMA_FIFO_INT_MASK DMA FIFO Interrupt Mask 0x0000_0000 Base + 0x4C DMA_FIFO_STATUS DMA FIFO Status 0x0000_0000															
Base + 0x50	DMA_AHB_SLAVE_ADDR	DMA AHB Slave Address	0x0000_0000												
Base + n*0x40 + 0x100	DMA_PRI_SRC_n	DMA Primary Source Address (Channel 'n')	0x0000_0000												
Base + n*0x40 + 0x104	DMA_PRI_DST_n	DMA Primary Destination Address (Channel 'n')	0x0000_0000												
Base + n*0x40 + 0x108	DMA_PRI_LEN_n	DMA Primary Transfer Length (Channel 'n')	0x0000_0000												
Base + n*0x40 + 0x10C	DMA_LINK_ADDR_n	DMA Link Address (Channel 'n')	0x0000_0000												
Base + n*0x40 + 0x110	DMA_SEC_SRC_n	DMA Secondary Source Address (Channel 'n')	0x0000_0000												
Base + n*0x40 + 0x114	DMA_SEC_DST_n	DMA Secondary Destination Address (Channel 'n')	0x0000_0000												
Base + n*0x40 + 0x118	DMA_SEC_LEN_n	DMA Secondary Transfer Length (Channel 'n')	0x0000_0000												
Base + n*0x40 + 0x120	DMA_COUNT_n	DMA Transfer Count (Channel 'n')	0x0000_0000												
Base + n*0x40 + 0x124	DMA_WMARK_CNT_n	DMA Watermark Count (Channel 'n')	0x0000_0000												
Base + n*0x40 + 0x128	DMA_CTRL1_n	DMA Control 1 (Channel 'n')	0x0000_0000												
Base + n*0x40 + 0x12C	DMA_CTRL2_n	DMA Control 2 (Channel 'n')	0x0000_0000												
Base + n*0x40 + 0x130	DMA_SOFT_ABORT_n	DMA Software Abort (Channel 'n')	0x0000_0000												
Base + n*0x40 + 0x134	DMA_STRIDE_n	DMA Stride (Channel 'n')	0x0000_0000												
Note that, in the above de	escriptions, 'n' represents the DM	MA channel number, ie. 0, 1, 2 31.													

Table 133 DMA Register Definition

DMA_GLB_CTRL REGISTER

											DN	/A C		_	_	_B_			SIST	ER											
A	dre	ss =	0xF	040	_000	00																		De	faul	t va	lue	= 0x	000	0_0	000
31	30	TS FIFED NAME S/W RESET														15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
В	TS	S FIELD NAME ACCESS VALUE																		FII	ELD	DES	SCR	IPT	ION						
3	TS FIFLD NAME 1 1 1																														
	1		DI	MA_	INT_	_EN	A		F	RW		0x	(0	the 0 :	e DN = Dis		NT_ ed			- sele jistei					MA	Inter	rupt	is ra	aised	d wh	ien



WM0011 Production Data

											DN	1A G		_	_GL co			RL REC	SIST	ER											
Α	ddr	ess =	0xF	040	_000	00																		De	efaul	t va	lue	= 0	(000	0_00	000
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
В	ITS	30 29 28 27 26 25 24 23 22 21 20 19 18 17 TS FIELD NAME S/W ACCESS RESET VALUE																		FII	ELD	DE	SCF	RIPT	ION						
	0	DMA_ENA RW 0x0 0 = Di 1 = Ei													= Dis	sable	ed	Enab	le												

Table 134 DMA_GLB_CTRL Register

${\bf DMA_INT_STS} \; {\bf REGISTER}$

		D	D MA INTER	MA_IN	_			IST	ER												
Addres	ss = 0xF040_0004												De	fau	lt ۱	alu	9 =	0x	0000	_0(000
31 30	29 28 27 26 25 24 23	22 21 20	19 18	17 16	15	14	13	12	11	10	9	8	7	6	į	5 4	. 3	3	2	1	0
вітѕ	FIELD NAME	S/W ACCESS	RESET VALUE						FIE	ELD	DE	SCI	RIPT	ION							
31	DMA_FIFO_INT_STS	RO	0x0	This bi DMA_I DMA_I method	FIFO FIFO	_ST _ST	ĂTU ATU	S re S b	egist its a	ter. ⁻ ire c	Thi lea	s bit red (is clo	eare aske	d d	only				icit	
30:13	Reserved		0x0000																		
12	DMA_LINKNUL_INT_ST S	RO	0x0	These DMA_I DMA_I method	LINKI LINKI	NUI NUI	_ST:	S re S bi	egist its a	ter. ⁻ re c	Thi lea	s bit red o	is cle or ma	eare aske	d d ed;	nly ther	whe			icit	
11:9	Reserved		0x0																		
8	DMA_WMARK_INT_STS	RO	0x0	These DMA_\\DMA_\\\method	WMA WMA	RK RK	_STS	reç S bit	giste s ar	er. T	his ear	bit is ed o	s cle r ma	ared sked	lo d; t	nly w here	hen			cit	
7:5	Reserved		0x0																		
4	DMA_ERR_INT_STS	RO	0x0	These DMA_I DMA_I to clea	ERR_ ERR_	ST ST	S reg	giste s ar	er. T e cle	his I eare	bit d c	is cle or ma	arec	l onl	y١	vher	the		icit m	neth	ıod
3:1	Reserved		0x0																		
0	DMA_TC_INT_STS	RO	0x0	These DMA_DMA_to clea	TC_S TC_S	TS TS	regis	ster. are	Thi clea	is bit ired	t is or	clea mas	red o	nly	wł	en t	he	lici	t me	tho	d

Table 135 DMA_INT_STS Register



DMA_TC_INT_MSK REGISTER

									DM <i>A</i>	\ TE	RMI			_	-	_	_	/ISK		K RE	GIS	STEF	₹								
Ad	dres	ss =	0xF	040	_000	80																		De	faul	t va	lue	= 0>	(000	0_0	000
31	30	0 29 28 27 26 25 24 23 22 21 20 19 18 17 2 S FIELD NAME S/W RESET VALUE														15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
ВІ	TS	FIFI D NAME S/W RESET																		FII	ELD	DES	SCR	IPT	ION						
31	:0		DMA	_T(C_IN	T_M	ISK		F	RW	(000	-	Sta Bi	atus t 31 t 0 c	inter corre	rrupt espo spor	t Interior on the second secon	the to E	corre DMA MA (espo Cha Char	ndin anne nnel	ig ch I 31 0	nanr	iel.	the	Tern	ninal	Соц	unt	

Table 136 DMA_TC_INT_MSK Register

DMA_ERR_INT_MSK REGISTER

										DN	MA E			_		_	_			SIST	ER										
Ad	ldre	10 29 28 27 26 25 24 23 22 21 20 19 18 17 16 25 26 25 26 27 26 27 27 27 27 27																						De	faul	t va	lue	= 0>	k000	0_0	000
31	30	30 29 28 27 26 25 24 23 22 21 20 19 18 17 16														15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
В	TS	30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 TS																		FI	ELD	DES	SCR	IPT	ON						
3.	1:0)MA	_ER	R_II	NT_I	MSK	(F	RW	C	000	-	Bit	rres t 31	pond corre	ding espo spor	cha onds nds t	nnel to E o Di		Cha Char	inne	l 31 0			tatu	s int	erru	pt foi	r the	,

Table 137 DMA_ERR_INT_MSK Register

DMA_WMARK_INT_MSK REGISTER

									D	MA	WA		_				-	T_M			ISTE	ĒR									
Ad	ldres	ss =	0xF	040	_00′	18																		De	faul	t va	lue	= 0>	(000	0_0	000
31	30	30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 S FIELD NAME S/W RESET VALUE														15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
ВІ	TS	S FIELD NAME S/W RESET																		FII	ELD	DES	SCR	IPT	ION						
31	:0	DN	ИΑ_'	WM	ARK K	_IN ⁻	T_M	S	F	RW	(000 000	_	int Bi	terru t 31 t 0 c	pt fo	or the espo spor	errupe cor onds onds t	resp to E	oond OMA MA (ing o	chan anne nnel	nel. I 31 0			Wate	erma	ark s	tatus	3	

Table 138 DMA_WMARK_INT_MSK Register



DMA_LINKNUL_INT_MSK REGISTER

										DM <i>A</i>			A_I			_	_	_			STEF	₹									
Ad	dres	ss =	0xF	040	_002	20																		De	faul	lt va	lue	= 0	(000	0_0	000
31	30	10 29 28 27 26 25 24 23 22 21 20 19 18 17														15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
ВІ	TS	S FIELD NAME S/W RESET ACCESS VALUE																		FII	ELD	DES	SCF	RIPT	ION						
31	:0	DM	1Α_L	INK	NUL K	_IN	T_N	1S	F	RW	(000	_	for Bir Bir	the t31	corre	respor	upt I ondi onds onds ed a	ng c to E o Di	chan DMA MA (nel. Cha Char	inne inel	el 31 0			ık Nı	ull st	atus	inte	rrup	t

Table 139 DMA_LINKNUL_INT_MSK Register

DMA_TC_STS REGISTER

										DN	IA T	ERN			_	C_ NT S	•		REG	SIST	ΓER										
Ad	dre	ss =	0xF	040	_002	28																		De	faul	lt va	alue	= 0	x000	0_0	000
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
BITS FIELD NAME S/W RESET VALUE Terminal Count Status. Each bit is asserted (logic 1) when the T Count has been reached for the corresponding channel.																															
31	:0		D	MA_	TC_	_STS	S		R/	W1C	; C	000	-	Co Wi in on Th Bit	hen the this ese 31	has a DI DMA cha bits corre	bee MA_ A_C anne are espo	n rea TC_ TRL I. clea onds	ache STS 1 reg	ed for bit giste by w	or the	e cor et, th be g '1' anne	respectores to the second seco	ond orres et. Th	ling pon nis d	cha ding lisat	,	A_C furth	H_E	ΝA	bit

Table 140 DMA_TC_STS Register



DMA_ERR_STS REGISTER

												OMA			_EI	-	_		STI	ER											
A	dre	ss =	0xF	040_	003	30																		De	faul	t va	lue	= 0:	k 000	0_0	0000
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
В	BITS FIELD NAME S/W RESET ACCESS VALUE Error S															,		FI	ELD	DE	SCR	IPT	ION	•	•	•	•		•		
3.	1:0		DN	ИА_Е	RR.	_ST	S		R/\	W1C	;	000 000	_	red Will bit tra Th Bit	ceive hen in th insfe iese t 31 c	ed do a DN ne D ers o bits corre	urino MA_ MA_ n thi are	g a F ERF CTI is ch clea	Rea R_S RL1 ann red to	d or TS b 1 reg	Write it is ister vritin	e trai set, will g '1' anne	nsfe the d be re to the	r on corre	the espo . Thi	corr ndir s dis	espo ng D sable	ondii MA_ es fu	ng cl CH_	nan _EN	nel.

Table 141 DMA_ERR_STS Register

DMA_WMARK_STS REGISTER

											DM/			_	WM ARK		_			STE	₹										
Ac	ldres	ss =	0xF	040	_003	38																		De	faul	lt va	lue	= 0	(000	0_0	000
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
ВІ	BITS FIELD NAME S/W ACCESS VALUE																	FII	ELD	DES	SCR	IPT	ION								
31	:0		DMA	_W	MAF	RK_S	STS		R/\	W1C	}	000 000	_	Co Th Bit	aterrount nese t 31	has bits corre	bee are espo	n rea clea onds	ache red to E	ed fo by w DMA	r the ritin Cha	cor g '1' inne	resp to t I 31	onc	ling	char	nnel.		'ater	mar	k

Table 142 DMA_WMARK_STS Register



DMA_LINKNUL_STS REGISTER

											DN		OM/	_			_	-		ER											
Ad	dres	ss =	0xF	040	_004	40																		De	faul	t va	lue	= 0x	000	0_0	000
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
ВІ	BITS FIELD NAME S/W RESET ACCESS VALUE											•				FII	ELD	DES	SCR	IPT	ON										
31	:0	[OMA	_LIN	NKN	UL_	STS	;	R/\	W1C	;	000	-	fet Th Bit	nk N chec ese t 31	d for bits corre	the are espo	corr clea onds	espo red to E	ondii by w DMA	ng ci ritin Cha	hanr g '1' anne	nel. to t I 31	Ū	,				was	6	

Table 143 DMA_LINKNUL_STS Register

DMA_FIFO_INT_MASK REGISTER

												OMA			_	_	_IN7 PT M	_			STE	R										
Α	d	dres	ss =	0xF	040	_00	48																		De	faul	t va	lue	= 0>	(000	0_0	000
31	ı	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
E	BIT	s		F	IEL	D N	AME	•		_	/W CES		RES VAL								FII	ELD	DE	SCR	IPT	ION						
3	31:	1			Re	serv	ed					(00x0 000	_																		
	0		С	MA ₋	_FIF	:O_I	NT_	MSŁ	(F	RW		0x	:0	Th	is bi	Statu t ma able	sks	the	FIF() sta		inter	rrupt								

Table 144 DMA_FIFO_INT_MASK Register

DMA_FIFO_STATUS REGISTER

													DM/ A FI	_		_				₹											
A	ddre	ss =	0xF	040	_00	4C																		De	faul	t va	lue	= 0x	000	0_0	000
31	31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16														16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
В	ITS		F	IEL	D N	AME	•		_	S/W CES			SET LUE							FII	ELD	DE	SCR	IPT	ION						
3	1:1			Re	serv	ed					(00x0 00	_																		
	0		DM	1A_I	FIFC)_S1	гs		R/\	N1C	;	0x	ω.	Th	is bi		asse			gic 1)		ere	is d	ata i	n the	e SH	IA tr	ansf	er F	FO	

Table 145 DMA_FIFO_STATUS Register



DMA_AHB_SLAVE_ADDR REGISTER

										ļ			_		_			_ A[S RE			₹										
Ac	dre	ss =	0xF	040	_00	50																		De	faul	t va	lue	= 02	<000	0_0	000
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
ВІ	TS		F	IELI	D N	AME	•			S/W CES		RES VAL								FII	ELD	DE	SCR	IPT	ION						
31	31:0 DMA_AHB_SLAVE_ADD RW 0x0000 Th											is fie	eld n	nust	ve A be s IA fu	set to	0x	F040	0_00	000 f	or c	orre	ct op	erat	ion	of th	е				

Table 146 DMA_AHB_SLAVE_ADDR Register

DMA_PRI_SRC REGISTER

									DMA	\ PI	RIMA		_	_	RI_S E AI		_		EGIS	TEF	₹											
				40_01 nel, va		•		•																Def	fault	t va	lue	= 0	x0	000	_00	00
(11)	יוט –	VIA	JIIaIII	ilei, va	lliu i	TOIL	U LO	31)	1 1	1	1		1	1			1		1		1	1	_	- 1			1	1	_	-	-	
31	30	29	28 2	27 26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	7	6	5	4	3	1	2	1	0
31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 BITS																																
31	0:		DMA	_PRI_	SRC)_n		F	RW.		0x00 000	_	for Ur are igr	ach rits in alighe igree ignored in alighe igree ignored in alighe in alighe ignored in alighe ignored in alighe ignored in alighe in alighe ignored in alighe ignored in alighe ignored in alighe in alighe ignored in alighe ignored in alighe ignored in alighe in alighe ignored in al	egis resp ned nored	ter hectiv Add d. Fo	nolds ve ch dress or ex en w	s bas nann s bits camp	se a nel. s for ole, v	ddre all S wher	ss RC n D	for t C, D: MA	ST, _SR	an RC_	ıd LI _HS	NK_ IZE:	_AD =0x	DR	re	giste	rs	
Not	e tha	at 'n'	repre	esents	the I	DMA	cha	nne	l nur	nbe	r, ie.	0, 1	, 2 .	3′	1.																	

Table 147 DMA_PRI_SRC_n Register



DMA_PRI_DST REGISTER

								DN	IA P	RIN	/AR		MA_ STI	_	_		_	ESS	REG	GIST	ER									
				40_01 nel, va		•		•															De	faul	lt va	alue	= 0)0x	000_	0000
31	30	29	28 2	27 26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	2 1	0
31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 BITS																														
31	:0		DMA	_PRI_	DST	n		F	RW		0x00 000		Ea Tra Un are igr	ich re ansfe aligr e ign	egister for ned ored d. be w	ter h r its Add d. Fo	resportes ressortes ressortex	s bas bect bits amp	ess (se adive of s for ple, v	ddre hani all S wher	ss fonel. RC, DM	DS	e de T, a SRC	nd L :_HS	INK SIZE	(_A[<0==	DDR	reg	jiste	
Not	e tha	at 'n'	repre	sents	the I	DMA	cha	nne	l nur	nbe	er, ie.	0, 1	1, 2 .	31																

Table 148 DMA_PRI_DST_n Register

DMA_PRI_LEN REGISTER

										DI	/IA F		-	_ PF Y TF	_		l_n R LE	ENG	тн											
Addres				_		•		•															De	faul	t va	lue	= 0x	000	0_0	000
				Í				T					1			1								1	1		1	1		
31 30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14																FIE	ELD	DES	SCR	IPTI	ON									
31:0		DM	IA_P	'RI_I	LEN	_n		F	₹W	(000	-	Co va nu Di No	ontai lue i imbe MA_ ot to	ns the rof SRC be w	ne re is re byte :_HS vritte	Lenç equir giste s mi SIZE en wi NA=	red ner is ust b ust b ("ur hile l	umb not a e al alig	oer o affec igne ned"	of tra ted l d to bits	by the the are	ne tr prog igno	ansf gram ored	er o med).	ccur d				

Table 149 DMA_PRI_LEN_n Register

DMA_LINK_ADDR REGISTER

									ı			_	.INK_ .DDRE		_		₹											
			040_01 nnel, va		•		•														De	faul	lt v	alue	= 0	x000	0_0	000
31 30	29	28	27 26	25	24	23	22	21	20	19	18	17	16 15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
BITS		F	IELD N	AME	•		_	S/W CES			SET			I.			FIE	ELD	DES	SCR	IPT	ION						
31:0		DMA	_LINK_	ADD	PR_n		F	W	Q	00	_	Th Ad Th ad + ((lin Se Di No (D	MA Link his is the ddress i he next ljacent 0x8, an hked) C etting th MA Trai ote that MA_SF halignee	e AHI egist (linke addre d DM MA T is req nsfer bits RC_F d Add	B Ad er va ed) D esses IA_L rans gister - this 1:0]	dresulue. ST, SDM NK_sfer to (s) s is u are	LEN IA_L ADI or it 0x00 used unim ixed	at co I and INK DR_ s res 00_0 to to	ontain LIN _AD n + (spector) spector) grmin ermin mentor)	IK_/ DxC tive) ind nate ed a	ADD _n + resp cha licate the and or Lir	R re 0x4 pecti nnel es the cha are r	egis I, D ive I. nat aini res I Li	sters DMA_ ly, de there ng. erve st de	are I LINI efinin e is r d for scrip	neld K_AE g the no lin futur	at th DDR e nex ked re us etche	e _n xt se es).

Table 150 DMA_LINK_ADDR_n Register

DMA_SEC_SRC REGISTER

	DMA		A_SEC_SRC_n SOURCE ADDRESS REGISTER
	ss = 0xF040_0110 + (n * 0x40) MA Channel, valid from 0 to 31)		Default value = 0x0000_0000
31 30	29 28 27 26 25 24 23 22 2	21 20 19 18 17	17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
вітѕ	FIELD NAME S/V		FIELD DESCRIPTION
31:0	DMA_SEC_SRC_n RV	N 0x0000_ V	DMA Buffer Source Address (Channel 'n') When Double Buffer Control is enabled (DMA_DWB_ENA=1), then the contents of this register will be placed into the Source Address register (DMA_PRI_SRC_n) upon reaching terminal count.
Note tha	at 'n' represents the DMA channel r	number, ie. 0, 1, 2	2 31.

Table 151 DMA_SEC_SRC_n Register

DMA_SEC_DST REGISTER

								ı	DMA	SE	CON	IDA		_	•	_		T_n \DDI		S R	EGI	STE	R								
		dress = 0xF040_0114 + (n * 0x40) = DMA Channel, valid from 0 to 31)																						De	faul	t val	lue	= 0x	<000	0_0	000
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 18 17 16 19 18 17 16 18 17 16 18 18 18 17 16 18 18 18 18 18 18 18																FII	ELD	DE	SCR	IPT	ION										
I RITS FIFI D NAME STATE THE STATE													Dou	ble f this	Buffe s reg	er Co	ontro r will	ol is be ¡	enal plac	oled ed ir	(DN nto th	1A_C ne D	estir	– natio	n A	,,		he			
Not	e tha	at 'n'	rep	rese	ents	the I	DMA	\ cha	anne	l nu	mbe	r, ie.	0, 1	, 2 .	31	1.															

Table 152 DMA_SEC_DST_n Register

DMA_SEC_LEN REGISTER

								DN	MA S	SEC	ONE		_	-	C_I		_		REG	SIST	ER									
Addre (n = D				_		•		•															De	faul	t va	lue	= 0	x000	0_0	000
31 30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
BITS		F	IEL	D NA	AME	•		_	S/W CES		RES								FII	ELD	DES	SCR	IPTI	ION						
31:0		DM	A_S	SEC_	LEN	_n		F	RW.		00x00	_	W	hen nter	Buffe Dou nts o _PRI	ble f thi	Buffe s reg	er Co jister	ontro will	ol is be p	enal	oled ed ir	(DN nto th	ne T	rans	_		, .		
Note th	at 'n	' rep	rese	ents t	the I	DMA	ch	anne	l nu	mbe	r, ie.	. 0, 1	, 2 .	3	1.	_														

Table 153 DMA_SEC_LEN_n Register



DMA_COUNT REGISTER

											DΝ	/A T		MA NSF	_		-	_	SIS	STEF	l											
		ss = MA (_		•		40) o 31)	ı														D	efa	ault	t val	ue	= 0>	(000	0_0	0000
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	1:	2 1	10	9	8	7		6	5	4	3	2	1	0
ВГ	TS		F	IELI	D N	AME			_	S/W CES		RES VAL								F	IELI) DE	sc	RIP	TIC	ON						
3	1		D	MA_	_TYI	PE_r	n		R/	WC		0		Th 0 =	is bi = No	t ind	icate I DN	es th	ie	Cha type		,	MA	tran	sfe	r						
31	:0		С	DMA _.	_CN	lT_n	l		R/	/WC	C	000 000	_	Co Th va wr	ntai is is lue.	ns th a re The any	ne ci ad-c regi vali	urrer only ister ue to	nt i re is	(Cha trans giste rese he re	fer c r, an t to (ouni d re	flecton r	s th eacl	e c	curre g te	rmiı	nal c	oun	t or	upo	n
Note	e th	at 'n'	rep	rese	ents	the [OMA	cha	anne	l nui	mbe	r, ie.	0, 1	, 2 .	31	١.																

Table 154 DMA_COUNT_n Register

DMA_WMARK_CNT REGISTER

														_		ARK RMAF	_	-	_												
	ddre:						•		40) o 31)															De	faul	t va	lue	= 0:	x00	00_(0000
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
В	ITS		F	IELI) N	AME	•		_	S/W CES	s	RES VAL								FII	ELD	DE	SCR	IPT	ION						
3	1:0	D	MA_	_WM	ARI	K_CI	NT_	n	F	RW		0x00 00	-	W W be	her ate	Trans In the I Irmark In the I Irmark Irmark Irmark Irmark Irmark Irmark	DMA Co ted f	A Tra unt (ansfe (DM:	er Co A_W	ount /MAI	(DM RK_	IA_C	_n)	_ ´ , a w	ate	rmaı	k int	erru	ıpt v	vill
No	te tha	at 'n'	rep	rese	nts	the I	DMA	\ ch	anne	l nur	mbe	r, ie	. 0, 1	1, 2 .	3	31.															

Table 155 DMA_WMARK_CNT_n Register



DMA_CTRL1 REGISTER

				MA_CTRL1_n
	ss = 0xF040_0128 + (n * 0x MA Channel, valid from 0 t			Default value = 0x0000_0000
31 30	29 28 27 26 25 24 23	22 21 2	0 19 18	17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
BITS	FIELD NAME	S/W ACCESS	RESET VALUE	FIELD DESCRIPTION
31:28	Reserved		0x0	
27:26	DMA_DST_HSIZE	RO	0x0	DMA Destination data word size. The DMA uses the programmed DMA_DST_HSIZE for all AHB write transfers for this channel. 00 = 8 bits 01 = 16 bits 10 = 32 bits 11 = 64 bits Must be the same as DMA_SRC_HSIZE. For DMA transfers to/from the AIF modules, the data word size must be 32 bits (DMA_DST_HSIZE=10). When Linked List DMA chaining is enabled (DMA_LINK_ENA=1), then the data word size must be 32 bits (DMA_DST_HSIZE=10).
25	Reserved		0x0	
24:23	DMA_SRC_HSIZE	RW	0x0	DMA Source data word size. The DMA uses the programmed DMA_SRC_HSIZE for all AHB read transfers for this channel. 00 = 8 bits 01 = 16 bits 10 = 32 bits 11 = 64 bits Must be the same as DMA_DST_HSIZE. For DMA transfers to/from the AIF modules, the data word size must be 32 bits (DMA_DST_HSIZE=10). When Linked List DMA chaining is enabled (DMA_LINK_ENA=1), then the data word size must be 32 bits (DMA_SRC_HSIZE=10).
22	DMA_LOCAL_DST_ADD R	RW	0x0	Indicates the destination address is local (internal to the DMA Controller) when set to a 1. Write half of the DMA transfer completes without AHB cycles. Un-decoded destinations result in a DMA write to "null". In the current implementation all local addresses are undefined and undecoded. The definition of local addresses is reserved for future implementations.
21	DMA_LOCAL_SRC_AD DR	RW	0x0	Indicates the source address is local (internal to the DMA Controller) when set to a 1. Read half of the DMA transfer completes without AHB cycles. Un-decoded sources result in a DMA null read of all 0s. In the current implementation, all local addresses are undefined and undecoded. The definition of local addresses is reserved for future implementations.
20	DMA_LINK_INT	RW	0x0	For linked DMA transfers (DMA_LINK_ENA=1), this bit controls whether the Terminal Count Status (DMA_TC_STS, bit [n]) is set every time the Terminal Count is reached, or is set only at the Terminal Count of the final DMA transfer in a chain (final DMA transfer in a chain for which DMA_LINK_ADDR_n=0x0000_0000, ie. 'NULL'). 0 = Set DMA_TC_STS bit [n] at the Terminal Count for each transfer 1 = Set DMA_TC_STS bit [n] at the Terminal Count of the last transfer only



												DI			_	_CTR	_	_		ER	2														
Addres				_			•																			D	efau	ılt	va	lue	= 0:	x00	00	_00	000
31 30	29	28	2	7 26	3 2	25	24	23	22	21	20	19	18	17	,	16 15	14	1	13	12	11	10		9	8	7	6		5	4	3	2		1	0
BITS				FIEL						S/W CES			SET			ı					ı	DE		FIE		TION									
				IVAIV	"_				AC	CES		VA	LUL	En	na	able Lir	nked	L	ist C	ΟN	1A ch		-		ir_	1101									
														-		Disable Enable																			
19		DΝ	ЛΑ	_LIN	K_	_EN	IA		F	RW		0	k 0	WI DN tra to No siz	ho Man O	en ena A to th nsfer. T 0x0000 te that, e must MA_DV	bled e SF he li _000 whe be 3	nl 00 n 2	c, DS ked Link bits	ST lis ke	T, LE it terr d Lis	N an nina t DM	id te	LIN s w	IK he air	_AD n it i	DR i eac is er	re he	gis es a ble	ters a LIN ed, th	for e IK_A e da	eacl ADI ata	h li DR	nke eq	
18:17	DN	ЛА	Al	HB_M T	ΛA	X_I	BUR	:S	F	RW		0	k 0	Ma Bu 00 01 10 11	ax un:) = =	ximum est Data = SING = INCF = INCF = Rese e highe	burs a tran GLE R4 R8	st ins	size fer i	e/ty	/pe u enab	led ((D	MA _.	^	·HB_	_BU	R	ST ₋	_EN			he	n	
16	DI	MA_	.Al	HB_E A	BUI	RS	T_E	N	F	RW		0	ĸ0	0 = 1 = Bu Bu Ac	= = un un	able AF Disable Enable est Data est Data cording st alwa	ed ed a trar a trar ly, D	ns ns M	fers fers	n a	nust l nust l IB_B	pe ei pe di URS	isa ST	able _EN	d NA	for F	ligh-	-P	rio	rity C	MA	ch	an	nels	S.
15	DI	MA_	SI	HA_X	(FE	ER.	_EN	Α	F	RW		0:	к0	0 = 1 = No tra	= ot	able SH Disable Enable te that the asfer is A_PRI	ed ed the S enal	SH bl	IA d ed ii	lat n a	a tra	ion t										e S	HA	\ da	ata
14			F	Reser	ve	d						0:	к0																						
13:11	DN	1A_I	EN	IDIAI EN		_SW	/AP _.	_L	F	₹W		0;	ĸ0	00 00 01 01 10	0 1 0 1 0 1	dian By	oit wo oit wo oit wo oit wo oit wo oit wo	or or or or	rd siz rd siz rd siz rd siz rd siz serv	ze ze ze ze ze	e (pad e (pad e e e d for	d MS	s E	Byte	e) ole				s						
10			F	Reser	ve	d						0:	к0																						
9	DN	1A_I	ΕN	IDIAN AN		SW	/AP ₋	_E	F	RW		0:	к0	0 = 1 =	=	dian By Disabl Enable	ed ed																		
8	С	·MA	_^	.HB_	AF	RB_	_SE ⁻	Γ	F	RW.		0:	k 0	Co for 0 =	or ra	B Mast ntrols w access DMA o DSP O	hich ing t	he ol	modi e Al- ller h	ule HB ha	e has bus s hig	her _l	pri	orit		he e	ven	ıt o	of c	confli	cting	g de	em	and	ds



				DI	D MA C		_	_		RL1	_		ΤΕΙ	R														
Addres	ss = 0xF040_0128 + (n * 0x	40)																		De	fau	lt	valu	e :	= 0×	(000	0_0	0000
(n = DI	MA Channel, valid from 0 t	o 31)																										_
31 30	29 28 27 26 25 24 23	22 21	20	19	18	17	1	16	15	14		13	1:	2 1	11	10	ę	9	8	7	6		5 4	1	3	2	1	0
BITS	FIELD NAME	S/W ACCES	s		SET											DE		FIE		ION	ı							
7	DMA_CH_PRI_LOW_EN	RW			κ0	0= 1= Bu Bu	= F = L urs urs	-lig -ov st [st [jh p w pi Data Data ding	a tra	ty y ans ans	sfe sfe	rs i rs i _Al	mus mus HB_	st b st b _Bl	e er e di JRS	n. na isa	bleo	d fo	r Lo	ow-F	Pı	ority riority _CH_	D	MA	cha	nne	ls.
6	DMA_SRC_ACK_CTRL	RW		0>	k 0	0 : 1 : In DI W	= , = , e: M/ /he	AC acl acl	CK a h ca AD Sot	asse asse, ase, P_A ftwa	erte th .Cl re	ed ne a K_ Tr	du app CT an:	ring olica RL sfer	Solution Solution	ourc e Ad ontro	e Idr	Add ess s er	ires or nab	s o Da led	r Da ta pl	ata ha	Data pha se is	se	elec	ted I		
5	DMA_ADP_ACK_CTRL	RW		0>	k 0	ACO : 1 : The or W	Ck = , he he /he	AC AC DI es	ont CK i CK i MA stina	rol s as s as _SR ation	ssc SC C n p	ocia ocia _A ha Tr	ate ate .CK .se	d w d w C_C is a	ith ith TR app	Data Add L bid lical	a point a poin	oha ss lete e. s er	se phr rmi	(So ase nes	urce (Sc wh	e c	or De rce o her th	stii r D ne	natio Jesti Sou	on) nati irce	on) pha	ase
4	DMA_DWB_ENA	RW		0)	κ 0	Do 0:11:1 W re co Te all If 1:1 er ag	ou = /he gi: opi err lov he mp the nai	Ible Dis En	e Bi sab Doi Doi Pers a I intend I mal MA Th DW Curr ed, th by s Lin	uffer led ed uble are to the Country DV less Setting the less than the l	- Busine Int, with the EN tra	Buffied Pring Pring Second IA: Institution	feri to ma nsf ENA dan set fer DMA	ng i def ry S the er t Ser to coi IA C	is e ine co o b tre mp tha H_ cha	enab the C, D rres egir esets ers o co letes nne ENA	ole Sport sp	d, to ext T, L onding to the control of the control	he DM EN ng wh be re re	Secondaria Periodical	ond rans giste A_C the S oadd next A_D blec	are see control of the control of th	y SR r. Th upo l_EN conc l (annsf /B_E and n	C, es n r A l lar lar er. NA	DS e re each bit is y Bu ha t be	T, L gisto hing s set uffer s be	EN ers to s ar	are 1, re
3	DMA_DST_NINC	RW		0)	k 0	0 : 1 : W	es = = /he	tin De De	atio estir estir stri	n A natic natic ding	dd on on j is	Ire: Ad Ad	ss Idre Idre	Incress ess oled	em is i is i	nent ncre not i r de	C em ind	ont nent ren	rol ed ner	for ted	eac	h se	data	tra	nsfe		be () .
2	DMA_SRC_NINC	RW		0>	k 0	0 : 1 : W	= : = : /he	So So en	urc urc stri	e Ad	dd dd j is	res res	ss i ss i nat	s in s no oled	cre ot i	mei ncre r so	nte em ur	ed f ent ce a	ed add	res	ses		tran			set	be	0.



WM0011 Production Data

				MA_CTRL1_n CONTROL 1 REGISTER
	ss = 0xF040_0128 + (n * 0x	•		Default value = 0x0000_0000
(n = Di	MA Channel, valid from 0 t	0 31)		
31 30	29 28 27 26 25 24 23	22 21 20	19 18	17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
BITS	FIELD	S/W	RESET	FIELD
	NAME	ACCESS	VALUE	DESCRIPTION
1	DMA_SOFT_XFR_ENA	RW	0x0	Selects Software Transfer control 0 = Hardware handshake (ACK) control Hardware handshake control must be selected for DMA transfers to/from SPI or AIF modules. 1 = Software transfer control. (ACK control settings are ignored.) Software transfer must be selected for 'memory-to-memory' transfers.
0	DMA_CH_ENA	RW	0x0	DMA Channel Enable 0 = Disabled 1 = Enabled This bit will automatically reset to 0 upon the channel reaching Terminal Count, or under Error conditions. If Double-Buffering is enabled (DMA_DWB_ENA=1), the channel will then automatically re-enable for the next transfer.
Note th	nat 'n' represents the DMA cl	nannel numb	er, ie. 0, 1	1, 2 31.

Table 156 DMA_CTRL1_n Register

DMA_CTRL2 REGISTER

												DN			_	TR oL 2	_	_n SIST	ER												
					40_01: iel, va		•		,															Def	ault	val	ue =	= 0x	FAC	6_8	800
31	30	29	28	2	7 26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Bľ	TS				FIELD	_	•		_	/W CES		RES VAL				,					DE	FIE	LD								
31:	29		DM	Α_	BYTE	7_S	RC		F	RW		0x	7	Sc	ource	e byt	te se	lecti	on f	or d	estin	atior	า by	te 7	(bits	63	:56])			
28:	26		DM	Α_	BYTE	6_S	RC		F	RW		0x	6	Sc	ource	e byt	te se	lecti	on f	or d	estin	atior	า by	te 6	(bits	s [55	:48])			
25:	23		DM	A_	BYTE	5_S	RC		F	RW		0x	5	Sc	ource	e byt	te se	lecti	on f	or d	estin	atior	า by	te 5	(bits	s [47	:40])			
22:	20		DM	Α_	BYTE	4_S	RC		F	RW		0x	4	Sc	ource	e byt	te se	lecti	on f	or d	estin	atior	า by	te 4	(bits	s [39	:32])			
19:	17		DM	Α_	BYTE	3_S	RC		F	RW		0x	3	Sc	ource	e byt	te se	lecti	on f	or d	estin	atior	า by	te 3	(bits	31	:24])			
16:	14		DM	A_	BYTE	2_S	RC		F	RW		0x	2	Sc	ource	e byt	te se	lecti	on f	or d	estin	atior	า by	te 2	(bits	[23	:16])			
13:	11		DM	Α_	BYTE	1_S	RC		F	RW		0x	1	Sc	ource	e byt	te se	lecti	on f	or d	estin	atior	า by	te 1	(bits	i [15	:8])				
10	:8		DM	Α_	BYTE	0_S	RC		F	RW		0x	0	Sc	ource	e byt	te se	lecti	on f	or d	estin	atior	า by	te 0	(bits	s [7:0	0])				
7:	0			R	Reserv	ed						0x0	00	Re	eser	ved -	- Do	Not	Cha	ange	fror	n 0x	00								
					esents te Swa									-), the	en th	e DI	MA_	BYT	En_	SR	C re	giste	ers a	re ig	nore	ed.		

Table 157 DMA_CTRL2_n Register



DMA_SOFT_ABORT REGISTER

														_		T_A WAR															
					_		(n * rom		40) o 31)															De	faul	t va	lue	= 0>	(000	0_0	000
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
ВІ	TS		F	IEL	D N	AME			_	S/W CES	s	RES VAL								FII	ELD	DE	SCR	IPTI	ION						
31	l:1			Re	serv	ed						00x0 000	_																		
()	С	OMA	_SV	V_A	BOR	RT_n		F	RW		0×	(0	Th	ne E	are a DMA_ uted.	SW	_AB	OR1	_n l	oit w	ill re	ad b	ack	'1' v	vhils	t the	abo	ort is		
Not	e th	at 'n'	rep	rese	ents	the I	DMA	ch	anne	l nui	mbe	er, ie	. 0, 1	1, 2 .	3	31.															

Table 158 DMA_SOFT_ABORT_n Register

DMA_STRIDE REGISTER

													_	STRI DE RI		_																
Addres			_		•		,																	De	fau	İt ۱	value	=	0x	0000	_0	000
(n = DN	/IA (Chan	nel, va	lid f	ron	n 0 t	o 31)	_	ı		1		1				_		_	ı	1	1										1
31 30	29	28	27 26	25	24	23	22	21	20	19	18	17	16	15	14	1	13	12	11	10	!	9 8		7	6	į	5 4		3	2	1	0
BITS		FI	IELD N	AME			_	S/W CES	s	RES							•		FI	ELD	ם כ	DESC	RII	PTI	ON	ı	<u> </u>			I		
31	DΝ	IA_S	STRIDE A	_SR	RC_	EN	F	RW		0x	0	0 = 1 = No	= S = S ote	Stride striding striding that that A_AHE	g of g of he E	S S Bu	ourd ourd ourst t	ce . ce .	Add Add nsfe	esso esso mo	es es de	s disa s enal e mus	ole oled	d e d				ide	e fu	nctio	۱.	
30	DN	//A_S	STRIDE A	_DS	ST_	EN	F	RW		0x	0	0 = 1 = No	= S = S ote	Stride striding striding that the A_AHE	g of g of he E	D D Bu	esti esti ırst t	na na ra	tion tion nsfe	Addı Addı mo	re: re:	sses sses e mus	dis ena t b	able able e d	ed ed isa			ide	e fu	nctio	١.	
29:22			Reserv	/ed						0x0	00																					
21:16	1	OMA _.	_STRIE	DE_C	CN ⁻	Г	F	WS		0x0	000	Se be the Th DN str DN 1 = 1 =	elece egin e # ne b MA ride MA = T	Stride cts the cts the cts the cts the cts and cts and cts and cts are cts and cts are	e nui a ne tes i addr DS inc LEI strie	m in es T re N.	ber v set dica ss b add emei	of ted eg res res or or	f stricted by ins version to be to be	des a DMA vith t nd is e AF egini pegin	at A_ the ir HB nir	a bas SRC e con ncrem addr ng a r ning a	ie a _H: figu ien ess nev ne	add ISIZ ured s by w se	Ires ZE f d D I ea y th et	ss t or MA och ie a	hat is each A_PR set o	s in se U_S of s	cre t of SR stric	ement f strid C / les. A	es.	
15:12			Reserv	/ed						0x	0																					



WM0011 Production Data

											l	D DM/		_	TRI E RI		_	R												
				40_0′ nel, va		•		•															De	faul	t va	lue	= 0×	000	0_0	000
31				27 26						20	19	18	17	16	15	14	13	12	2 11	10	9	8	7	6	5	4	3	2	1	0
0.	-	20	20							<u> </u>			' <i>'</i>	10	10	1-	10	12	- I · · ·	10	Ŭ	Ŭ	'	Ŭ		_	Ŭ	_		Ľ
ВІТ	s		FII	ELD N	IAME	•			S/W CES		RES VAL								FI	ELD	DES	SCR	RIPT	ION						
11:	0	ı	DMA_	_STRI	DE_I	_EN		F	RW		0x0	000	0 = 1 =	elect urce = 1 t = 2 t	s the e/des imes imes	e nur stina s the	tion # o # o	r of ad f by	f byte dress ytes in ytes in	(es) ndica	whe ated ated	n st by [by [ridin DMA DMA	g is _SR _SR	enal C_F C_F	bled HSIZ HSIZ	E E	SIZE	=	
Note	tha	at 'n'	repre	esents	the	DMA	cha	anne	l nur	mbe	r, ie.	0, 1															_			

Table 159 DMA_STRIDE_n Register



DMA PROGRAM EXAMPLES

EXAMPLE 1: PERIPHERAL TRANSFERS USING DMA

This example describes a mechanism to transfer 32-bit data words from an I/O peripheral into memory. It is assumed that 64 words (256 bytes) are to be transferred from the AIF1 module into memory.

The data words will be read from a fixed address in the AIF1 module; the AIF_RX_DAT register address for AIF1 is 0xF070_0000. The data will be written to a 256-word block of System RAM memory, starting at 0x6000_0000.

The AIF1 RX path requires the use of DMA channel 6. The handshake configuration must be Source Data Phase ACK. (These requirements are described in Table 131.)

The required register settings for this transfer are noted below. Note that the default setting is assumed for any register fields that are not quoted here.

REGISTER / FIELD NAME	VALUE	DESCRIPTION
DMA_GLB_CTRL		
DMA_ENA	0x1	Enables the DMA module
DMA_PRI_SRC_6		
DMA_PRI_SRC_6	0xF070_0000	Selects AIF_RX_DAT as the source
DMA_PRI_DST_6		
DMA_PRI_DST_6	0x6000_0000	Selects 0x6000_0000 as the destination
DMA_PRI_LEN_6		
DMA_PRI_LEN_6	0x100	Selects a transfer length of 256 bytes
DMA_CTRL1_6		
DMA_DST_HSIZE	0x2	Selects 32-bit word size
DMA_SRC_HSIZE	0x2	Selects 32-bit word size
DMA_SRC_ACK_CTRL	0x1	Selects Source Address ACK
DMA_ADP_ACK_CTRL	0x0	Selects Data Phase ACK
DMA_DST_NINC	0x0	Selects Incrementing Destination addresses
DMA_SRC_NINC	0x1	Selects Non-Incrementing Source addresses
DMA_SOFT_XFER_ENA	0x0	Selects Hardware handshake (ACK) control
DMA_CH_ENA	0x1	Enables the DMA Channel
Note that the default setting is as	ssumed for any DM	A Controller register fields that are not quoted.

Table 160 DMA Example 1

The register settings described in Table 160 will initiate a 64-word (256 byte) transfer from the AIF1 module into a block of memory.

The DMA channel is automatically disabled (DMA_CH_ENA=0) on completion of the transfer.

On completion, the DMA controller will also assert bit [6] in the DMA Terminal Count Status (DMA_TC_STS) register, indicating that the Terminal Count for DMA channel 6 has been reached. When unmasked and enabled, this bit can be used to signal an Interrupt Event to the CCM module.

Note that the Terminal Count status bit should be reset (by writing '1' to the respective bit) in order to allow subsequent DMA transfers to be signalled.



EXAMPLE 2: MEMORY TO MEMORY TRANSFERS USING DMA

This example describes a mechanism to transfer 64-bit data words from one memory block to another. It is assumed that 512 words (4096 bytes) are to be transferred.

The data words will be read from a base address of 0x6000_0000, and will be written to a base address of 0x6000_4000.

Software transfer control will be used, as is required for 'memory-to-memory' transfers. In this example, DMA channel 12 will be used. (Note that SRAM-SRAM transfers can be supported on all DMA channels.)

The required register settings for this transfer are noted below. Note that the default setting is assumed for any register fields that are not quoted here.

REGISTER / FIELD NAME	VALUE	DESCRIPTION	
DMA_GLB_CTRL			
DMA_ENA	0x1	Enables the DMA module	
DMA_PRI_SRC_12			
DMA_PRI_SRC_12	0x6000_0000	Selects 0x6000_0000 as the source	
DMA_PRI_DST_12			
DMA_PRI_DST_12	0x6000_4000	Selects 0x6000_4000 as the destination	
DMA_PRI_LEN_12			
DMA_PRI_LEN_12	0x1000	Selects a transfer length of 4096 bytes	
DMA_CTRL1_12			
DMA_DST_HSIZE	0x3	Selects 64-bit word size	
DMA_SRC_HSIZE	0x3	Selects 64-bit word size	
DMA_DST_NINC	0x0	Selects Incrementing Destination addresses	
DMA_SRC_NINC	0x0	Selects Incrementing Source addresses	
DMA_SOFT_XFER_ENA	0x1	Selects Software transfer control	
DMA_CH_ENA	0x1	Enables the DMA Channel	
Note that the default setting is assumed for any DMA Controller register fields that are not quoted.			

Table 161 DMA Example 2

The register settings described in Table 161 will initiate a 256-word (1024 byte) transfer from base address 0x6000_0000 to base address 0x6000_4000.

The DMA channel is automatically disabled (DMA_CH_ENA=0) on completion of the transfer.

On completion, the DMA controller will also assert bit [12] in the DMA Terminal Count Status (DMA_TC_STS) register, indicating that the Terminal Count for DMA channel 12 has been reached. When unmasked and enabled, this bit can be used to signal an Interrupt Event to the CCM module.

Note that the Terminal Count status bit should be reset (by writing '1' to the respective bit) in order to allow subsequent DMA transfers to be signalled.



EXAMPLE 3: LINKED LIST DMA OPERATION

This example describes a mechanism to transfer 3 packets of 32-bit data words from memory to the AIF2 module. The packets are defined in a list of descriptor registers, with the first packet descriptor at memory address 0x6007_0000.

The first packet comprises 256 words (1024 bytes) read from base address 0x6000_0000. The DMA descriptors for this part of the transfer are located at address 0x6007_0000.

The second packet comprises 256 words (1024 bytes) read from base address 0x6001_0000. The DMA descriptors for this part of the transfer are located at address 0x6007_0010.

The third packet comprises 512 words (2048 bytes) read from base address 0x6002_0000. The DMA descriptors for this part of the transfer are located at address 0x6007_0020.

The DMA descriptors for each of the packet transfers are contained in the memory configuration described in Table 162.

ADDRESS	VALUE	DESCRIPTION
Packet 1 definition		
0x6007_0000	0x6000_0000	Selects 0x6000_0000 as the source
0x6007_0004	0xF080_0020	Selects AIF_TX_DAT as the destination
0x6007_0008	0x400	Selects a transfer length of 256 bytes
0x6007_000C	0x6007_0010	Identifies the next packet descriptors address
Packet 2 definition		
0x6007_0010	0x6001_0000	Selects 0x6001_0000 as the source
0x6007_0014	0xF080_0020	Selects AIF_TX_DAT as the destination
0x6007_0018	0x400	Selects a transfer length of 256 bytes
0x6007_001C	0x6007_0020	Identifies the next packet descriptors address
Packet 3 definition		
0x6007_0020	0x6002_0000	Selects 0x6002_0000 as the source
0x6007_0024	0xF080_0020	Selects AIF_TX_DAT as the destination
0x6007_0028	0x1000	Selects a transfer length of 512 bytes
0x6007_002C	0x0000_0000	Terminates the Linked List chain

Table 162 DMA Example 3 - Linked List Memory configuration

The data words will be written to a fixed address in the AIF2 module; the AIF_TX_DAT register address for AIF2 is 0xF080_0020.

The AIF2 TX path requires the use of DMA channel 9. The handshake configuration must be Destination Data Phase ACK. (These requirements are described in Table 131.)

The required register settings for this transfer are noted in Table 163. Note that the default setting is assumed for any register fields that are not quoted here.



REGISTER / FIELD NAME	VALUE	DESCRIPTION		
DMA_GLB_CTRL				
DMA_ENA	0x1	Enables the DMA module		
DMA_AHB_SLAVE_ADDR				
DMA_AHB_SLAVE_ADDR	0xF040_0000	Defines the AHB Slave Address of the DMA module		
DMA_LINK_ADDR_9				
DMA_LINK_ADDR_9	0x6007_0000	Defines the address of the DMA descriptors for the first transfer packet		
DMA_CTRL1_9				
DMA_DST_HSIZE	0x2	Selects 32-bit word size		
DMA_SRC_HSIZE	0x2	Selects 32-bit word size		
DMA_LINK_INT	0x1	Configures the Terminal Count Interrupt to assert on completion of the final packet transfer.		
DMA_LINK_ENA	0x1	Enables Linked List DMA function		
DMA_SRC_ACK_CTRL	0x0	Selects Destination Address ACK		
DMA_ADP_ACK_CTRL	0x0	Selects Data Phase ACK		
DMA_DWB_ENA	0x1	Enabled Double-Buffer operation		
DMA_DST_NINC	0x1	Selects Non-Incrementing Destination addresses		
DMA_SRC_NINC	0x0	Selects Incrementing Source addresses		
DMA_SOFT_XFER_ENA	0x0	Selects Hardware handshake (ACK) control		
DMA_CH_ENA	0x1	Enables the DMA Channel		
Note that the default setting is assumed for any DMA Controller register fields that are not quoted.				

Table 163 DMA Example 3 - DMA Register settings

The memory configuration described in Table 162, and the register settings described in Table 163 will initiate a sequence of 3 transfers from memory to the AIF TX port.

The DMA channel is automatically disabled (DMA_CH_ENA=0) on completion of the transfer.

On completion, the DMA controller will also assert bit [9] in the DMA Terminal Count Status (DMA_TC_STS) register, indicating that the Terminal Count for DMA channel 9 has been reached. When unmasked and enabled, this bit can be used to signal an Interrupt Event to the CCM module.

The Terminal Count Interrupt status is configurable for Linked List chains - it can be used to indicate completion of each packet, or else completion of the final packet only. In the example settings above, the DMA_LINK_INT bit configures the DMA channel to indicate only the final packet transfer.

Note that the Terminal Count status bit should be reset (by writing '1' to the respective bit) in order to allow subsequent DMA transfers to be signalled.



WM0011 Production Data

AIF INTERFACE MODULES

AIF1 - BASE ADDRESS 0xF070_0000

AIF2 - BASE ADDRESS 0xF080_0000

AIF3 - BASE ADDRESS 0xF090_0000

AIF FEATURES

The AIF Interface modules provide the following features:

- Runtime configurable multi-channel TDM format
- Runtime configurable serial audio format: I2S, Left-Justified or Right-Justified
- Supports all commonly used sample rates (8kHz to 192 kHz)
- Supports any audio sample sizes to 32 bits
- Reports status number of samples in FIFO
- Runtime configurable FIFO thresholds: an interrupt is asserted when the number of samples in the FIFO is greater and or lower than the applicable limit
- Reports loss of channel order (FIFO error conditions)
- Supports slave or master modes
- Supports up to 64 TDM audio channels

An overview of the AIF module is illustrated in Figure 51.




Figure 51 AIF Block Diagram

The RX path de-serializer can be configured to convert the incoming serial audio stream to a parallel interface. If the FIFO is full, the newly arrived samples are dropped until there is space in the FIFO. The RX path de-serializer should be reset before a stable serial audio signal is present at the input.

The TX path serializer reads the audio samples from the FIFO and converts the parallel audio stream interface into the desired output format. If the FIFO is empty, this module can be configured either to repeat the last sample present in the FIFO or to transmit zeros.

The clock management block provides the BCLK and LRCLK generator functions.

The RX FIFO and TX FIFO decouple the AIF clock domain from the host system clock domain. Each FIFO holds a maximum of 64 samples. The status and number of samples in each FIFO are



accessible by means of memory mapped registers and ports. The back-end interface supports blocking transactions.

AIF INTERFACE FORMATS

The AIF digital audio interface ports comprise 4 external connections:

- AIFnTXDAT Data output
- AIFnRX_DAT Data input
- AIFnLRCLK Left/Right frame alignment clock
- AIFnBCLK Bit clock, for data synchronisation

In Master mode, the clock signals BCLK and LRCLK are outputs from the WM0011. In Slave mode, these signals are inputs.

The AIF data format is highly configurable, using the AIF_DATA_CFG and AIF_CLK_CFG registers (see Table 173 and Table 174). The AIF modules support I2S, Left-Justified, Right-Justified, DSP Mode-A, DSP Mode-B formats, and many others. Typical configurations are described and illustrated below.

In 1^2 S mode, the MSB is available on the second rising edge of BCLK following a LRCLK transition. The other bits up to the LSB are then transmitted in order. Depending on the Channel length and Sample length configuration, there may be unused BCLK cycles between the LSB of one sample and the MSB of the next.




Figure 52 I2S Justified Audio Interface

In Left Justified mode, the MSB is available on the first rising edge of BCLK following a LRCLK transition. The other bits up to the LSB are then transmitted in order. Depending on the Channel length and Sample length configuration, there may be unused BCLK cycles before each LRCLK transition.




Figure 53 Left Justified Audio Interface



In Right Justified mode, the LSB is available on the last rising edge of BCLK before a LRCLK transition. All other bits are transmitted before (MSB first). Depending on the Channel length and Sample length configuration, there may be unused BCLK cycles after each LRCLK transition.




Figure 54 Right Justified Audio Interface

Many other AIF data formats can also be defined, supporting two or more channels of audio data. Dual phase mode can also be selected, allowing mixed-configuration sample slots for each channel. As an example, Figure 55 shows a format comprising 2 x 24-bit samples (Phase 1), followed by 4 x 16-bit samples (Phase 2). The first sample is delayed by 1 x BCLK cycle relative to the leading edge of the Frame Sync (LRCLK) signal.

Refer to the AIF_DATA_CFG and AIF_CLK_CFG register descriptions (Table 173 and Table 174) for further details on how to configure the AIF data format.





Figure 55 Multi-Channel Audio Interface



AIF INTERRUPTS

The AIF module can generate an interrupt when any of the conditions described in the AIF_INT_CTRL register occurs. The interrupt conditions provide status indications of the AIF TX and RX data buffers.

The AIF interrupt control registers are illustrated in Figure 56.



The interrupt control functions are replicated for each of the 3 AIF modules.

Figure 56 AIF Interrupts

WM0011

AIF REGISTER MAP

The register map of the AIF module is illustrated in Table 164.

ADDRESS	REGISTER	DESCRIPTION	RESET VALUE
Base + 0x00	AIF_RX_DAT	AIF Receive Data	0x0000_0000
Base + 0x04	AIF_RX_CH_ID	AIF Receive Channel ID	0x0000_0000
Base + 0x08	AIF_RX_STS	AIF Receive FIFO Status	0x0000_0000
Base + 0x10	AIF_RX_LIMIT	AIF Receive FIFO Upper Limit	0x0000_FFFF
Base + 0x20	AIF_TX_DAT	AIF Transmit Data	0x0000_0000
Base + 0x24	AIF_TX_CH_ID	AIF Transmit Channel ID	0x0000_0000
Base + 0x28	AIF_TX_STS	AIF Transmit FIFO Status	0x0000_0000
Base + 0x30	AIF_TX_LIMIT	AIF Transmit FIFO Lower Limit	0x0000_0000
Base + 0x40	AIF_DATA_CFG	AIF Data Configuration	0x01AC_01A4
Base + 0x44	AIF_CLK_CFG	AIF Serial Clocking Configuration	0x01F1_03F0
Base + 0x48	AIF_CTRL	AIF Control	0x0000_0022
Base + 0x4C	AIF_INT_CTRL	AIF Interrupt Control	0x0000_0000
Base + 0x60	AIF_MCLK_DIV	AIF MCLK Divider	0x0000_0000

Table 164 AIF Register Definition

AIF_RX_DAT - AIF RECEIVE DATA REGISTER

This register contains the received data from the RX FIFO. The audio samples have their MSB in bit 31, regardless of the number of bits per sample and the left/right justification being used.

The AIF_RX_DAT register can only be accessed when the RX FIFO is enabled using the AIF_CTRL register (see Table 175). For read access to the AIF_RX_DAT register, it is required that AIF_RX_ENA=1 and AIF_RX_RST=0.

The AIF_RX_DAT register cannot be read when the RX FIFO is empty. The RX FIFO status can be checked using the RX_EMPTY_STS bit in the AIF_RX_STS register (see Table 167).

Note that any attempt to read AIF_RX_DAT when the conditions described above do not support access may cause incorrect device behaviour. The restrictions noted also apply when accessing the register via the JTAG debug interface.

												AIF			_	X_I ATA			TEF	₹											
Ad	dres	ss =	0xF	080	_000	00 (AIF 1 AIF 2 AIF 3	2)																De	efau	lt va	alue	= 0>	(000	0_0	000
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
ВІ	TS			-	IELI AMI	_				S/W CES	s	RES VAL									DE		ELD RIPT								
31	:0		Þ	AIF_	RX_	DAT	Γ		F	RO		0x0 000		Th		udio		•								•	less g use		ne nu	ımb	er

Table 165 AIF_RX_DAT Register



AIF_RX_CH_ID - AIF RECEIVE CHANNEL ID REGISTER

This register indicates the channel number of the last audio sample read from the AIF_RX_DAT register.

											AIF	RE		IF_ /E C	-	_	_		GIS	TER	ł										
Ad	dres	ess = 0xF070_0004 (AIF 1) ess = 0xF080_0004 (AIF 2) ess = 0xF090_0004 (AIF 3) 29 28 27 26 25 24 23 22 21 20 19 18 17 1																						De	efau	lt va	alue	= 0>	(000	0_0	000
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
BI	TS				ELI AME	_			_	S/W CES		RES VAL									DE	FIE SCF	LD	ION							
31	:8	NAME ACCESS VALUE 8 Reserved 0x00_ 0000																													
7:	:0	Slot ID														re id	lenti	fied	by a	ın int	ege	r froi	m 0	to [N	N-1]						

Table 166 AIF_RX_CH_ID Register

AIF_RX_STS - AIF RECEIVE FIFO STATUS REGISTER

This register indicates the number of samples currently in the RX FIFO.

											AIF	RE		AIF	_	_			GIS	TEF	₹										
Ad	dre	ess = 0xF070_0008 (AIF 1) ess = 0xF080_0008 (AIF 2) ess = 0xF090_0008 (AIF 3)																						De	efau	lt va	lue	= 0;	(000	0_0	000
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
BI	TS			•	IELI AMI					S/W CES	s	RES VAL									DE	FIE	ELD	ION		•					
31:	29			Re	serv	ed						0х	:0																		
2	RX_EMPTY_STS RO 0x0 RX F												K FIF	O E	mpt	y/Fu	II ind	dica	tion.	0 =	not	Emp	ty, 1	= E	mpt	у.					
27	27:0 RX_FIFO_SAMPLES RO 0x000 Numb												ımb	er of	san	nples	s in t	the I	RX F	IFO											

Table 167 AIF_RX_STS Register

AIF_RX_LIMIT - AIF RECEIVE FIFO UPPER LIMIT REGISTER

This register holds the RX FIFO Upper Limit value.

When the number of samples in the RX FIFO exceeds the Upper Limit value, the RX_FIFO_LIM_INT_STS interrupt will be asserted (if enabled by the RX_FIFO_LIM_INT_ENA bit in the AIF_INT_CTRL register).

The DMA handshake to the RX FIFO is also triggered by the same Upper Limit value (when enabled by RX_FIFO_LIM_DMA_ENA). The DMA operation will not execute while the number of samples in the buffer is less than or equal to AIF_RX_LIMIT.

The RX FIFO buffer size is 64 samples. Therefore, to support the functionality described above, the AIF RX LIMIT is valid from 0 to 63.

										Al	F R	ECE			_	X_L IPPEI			REG	SIST	ER										
Ac	ldre	ss =	0xF	:070 :080 :090	_001	10 (<i>A</i>	AIF 2	2)																De	faul	lt va	lue	= 0x	(000)_FI	FFF
31	30	FIELD S/W RESET															14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
В	NAME ACCESS VALUE																				DE		ELD RIPT								
31	1:0		Α	IF_R	RX_L	.IMI	Т		F	RW		0xFI	FFF	va RX the	her lue K_F e re	TIFO Len the l	num RX_ LIM tive	ber of FIFO DIVIDITIES	of sa D_LI 1A_S in th	ampl M_I STS e Al	es ir NT_ hand F_IN	STS dsha NT_(inte ake v CTR	errup will b L req	t an e as giste	d ssert er).	ed (if en	able	d by	′

Table 168 AIF_RX_LIMIT Register

AIF_TX_DAT - AIF TRANSMIT DATA REGISTER

This register contains the data to be transmitted via the TX FIFO. The audio samples have their MSB in bit 31, regardless of the number of bits per sample and the left/right justification being used.

												AIF			_	X_[TAD			ISTE	R											
Ad	dre	ss =	0xF	080	_00	20 (<i>i</i>	AIF 1 AIF 2 AIF 3	<u>'</u>)																De	efau	lt va	alue	= 0;	(000	0_0	000
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Bľ	TS			•	IELI AMI				_	S/W CES	s	RES VAL									DE		LD	ION							
31	:0		P	NF_	TX_	DAT	-		٧	VO		0x00 _00		Th		udio		•	s hav							•			ne nu	ımb	er

Table 169 AIF_TX_DAT Register



AIF_TX_CH_ID - AIF TRANSMIT CHANNEL ID REGISTER

This register indicates the channel number of the next audio sample that will be written to the AIF_TX_DAT register.

											AIF	TRA		NF_	_	_	_		EGIS	STE	R										
Ad	dres	ss = 0xF070_0024 (AIF 1) ss = 0xF080_0024 (AIF 2) ss = 0xF090_0024 (AIF 3) 29 28 27 26 25 24 23 22 21 20 19 18 17																						De	efau	lt va	alue	= 0>	(000	0_0	000
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
BI	TS			-	IELI	_			_	S/W CES		RES VAL									DE	FIE SCF	LD	ION							
31	:8	NAME ACCESS VALUE Reserved 0x00 0000																													
7:	:0	TX_SLOT_ID														re id	entif	fied	by a	n int	eger	· fror	n 0	to [N	l-1]						

Table 170 AIF_TX_CH_ID Register

AIF_TX_STS - AIF TRANSMIT FIFO STATUS REGISTER

This register holds the number of samples currently in the TX FIFO.

										,	AIF '	TRA		AIF	_	_			EGI	STE	R										
Ad	ldre: ldre: ldre:	ss =	0xF	080	_002	28 (<i>)</i>	AIF 2	2)																De	efau	lt va	alue	= 0:	<000	0_0	000
31	30	29	28	27	26	23	22	19	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0					
ВІ	TS			•	IELI AMI				AC	S/W CES		RES VAL									DE		ELD	ION							
31	:30			Re	serv	ed						0x	0																		
2	9		T.	X_F	ULL_	_ST	S		F	20		0x	0	TΧ	FIF	OE	mpt	y/Fu	ll in	dica	tion.	0 =	not l	Full,	1= F	Full.					
2	8		Reserved 0x0																												
27	' :0	TX_FIFO_SAMPLES RO 0x000 Num												ımbe	er of	san	nples	s in	the	TX F	IFO									·	

Table 171 AIF_TX_STS Register

AIF_TX_LIMIT - AIF TRANSMIT FIFO LOWER LIMIT REGISTER

This register holds the TX FIFO Lower Limit value.

When the number of samples in the TX FIFO is less than the Lower Limit value, the TX_FIFO_LIM_INT_STS interrupt will be asserted (if enabled by the TX_FIFO_LIM_INT_ENA bit in the AIF_INT_CTRL register).

The DMA handshake to the TX FIFO is also triggered by the same Lower Limit value (when enabled by TX_FIFO_LIM_DMA_ENA). The DMA operation will not execute while the number of samples in the buffer is greater than or equal to AIF_TX_LIMIT.

The TX FIFO buffer size is 64 samples. Therefore, to support the functionality described above, the AIF TX LIMIT is valid from 1 to 64.

										AIF	TR	ANS			_	X_L .owe			ΓRE	GIS	TER	2									
Ac	dre	ss =	0xF	070 080 090	_00	30 (<i>i</i>	AIF :	2)																De	efau	lt va	alue	= 0:	x000	0_0	000
31	30	ress = 0xF090_0030 (AIF 3) 0 29 28 27 26 25 24 23 22 21 20 19 18 17 16 1 6 FIELD S/W RESET															14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
В	NAME ACCESS VALUE																				DE		ELD RIPT								
31	:0		А	.IF_T	X_L	.IMI	Т		F	RW		0xt	00	W Lin TX the	her mit (_F e re	FO L value IFO_ especi ipport	nume, the LIM tive	ber of TX, DM bits errup	of sa _FIF IA_S in th	amp O_I STS ie A	les ir _IM_ hand F_IN	INT _. dsha NT_(_ST: ike v CTR	S int vill b L req	erru e as giste	pt a sert er).	nd ed (if en	able	d by	

Table 172 AIF_TX_LIMIT Register

AIF_DATA_CFG - AIF DATA CONFIGURATION REGISTER

The AIF data format comprises a sequence of data words corresponding to as many data slots as are configured. The number of slots, number of bits per slot, and audio sample size are configurable. Each audio sample may be Left or Right justified within the allocated time slots. Each audio sample is transmitted/received MSB-first. The first sample can be delayed relative to the leading edge of the Frame Sync (LRCLK) signal using the AIF_DATA_DLY control field.

In Dual-Phase mode (AIF_DUAL_PHASE=1), the sequence comprises two phases, where each phase is independently configurable. This allows, for example, 'n' channels of 24-bit samples to be followed by 'm' channels of 16-bit samples in an efficient manner. Phase 1 is transmitted/received before Phase 2.

The timing and polarity of the Frame Sync (LRCLK) signal is configurable, as described in the AIF_CLK_CFG register (see Table 174).

The AIF data format is highly flexible, supporting I2S, Left-Justified, Right-Justified, DSP Mode-A, DSP Mode-B formats, and many others.



											AIF	DA1		IF_I		_	-		EG	ISTI	ΞR													
Addres	ss =	0xF	80	0_0	04	0 (4	٩IF	2)																		Def	fault	t v	alue	=	0x0	1AC	_0	1 A 4
31 30	29	28	27	2	6	25	24	23	3 22	21	20	19	18	17	16	15	14	13	12	2 1	1 1	10	9	8	3	7	6		5 4		3	2	1	0
BITS		I		FIE						S/W		RES VAL								I	ı	DE		IEL RIF		ON	I	<u></u>				!		1
31		AIF_	_DI	JAL	_P	ΉA	SE			RW		0×	κ0		Sin Du	-								-		2)								
30:24		SL	ОТ	_CI	NT_	_Pŀ	1 2			RW		0xt	01	00I 01I 7F	ame h = 1 h = 2 h = 1	Slo	t ts Slots	3								2								
23:21		SL	ОТ	_LE	ΞN_	_Pŀ	H2			RW		0×	:5	Slo 0h 1h 2h 3h 4h 5h 6h 7h	= 8 = 12 = 16 = 20 = 24 = 32 = Ro	ngth bits bits bits bits bits seser	(nu	mb	er	of bi	ts p	er	slo	ot) ir	n pl	nas	e 2							
20:19		All	F_I	TAC	ΓA_	DL	Υ			RW		0×	:1	Da 0h 1h 2h	ta D = 0- = 1- = 2-	elay bit d bit d bit d	sele ata ata ata	ect dela	ay ay	<u> </u>	<u> </u>	<u> </u>		<u>, , , , , , , , , , , , , , , , , , , </u>										
18:16		SAM	1PL	.E_I	LEI	N_F	PH2	2		RW		0×	:4	Sa 0h 1h 2h 3h 4h 5h 6h 7h No Let	mple = 8 = 12 = 20 = 32 = Rote th	e Lei bits 2 bits 3 bits 4 bits 2 bits eser eser at, if	ngth	Slo Ri	ot L	.eng -Jus	th >	> Sa	am	nple	Le	ngt	th, th	he	n ea					
15			R	ese	rve	d						0x	0																					
14:8		SL	ОТ	_CI	NT_	_Pŀ	1 1			RW		0xt	01	00I 01I	ame h = 1 h = 2 h = 1	Slo Slo	t ts		mb	er of	slo	ots)	in	pha	ase	1								



		AIF		IF_DATA_CFG											
Addres	ss = 0xF070_0040 (AIF 1) ss = 0xF080_0040 (AIF 2) ss = 0xF090_0040 (AIF 3)	Air	DATAG	Default value = 0x01AC_01A4											
31 30	29 28 27 26 25 24 23	22 21 20	19 18	17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0											
BITS	FIELD NAME	FIELD DESCRIPTION													
7:5	BITS FIELD S/W RESET FIELD DESCRIPTION Slot Length (number of bits per slot) in phase 1 0h = 8 bits 1h = 12 bits 2h = 16 bits														
4	Reserved		0x0												
3	AIF_FORMAT	RW	0x0	Audio Sample Justification 0 = Left Justified 1 = Right Justified											
2:0	SAMPLE_LEN_PH1	RW	0x4	Sample Length (sample length per slot) in phase 1 0h = 8 bits 1h = 12 bits 2h = 16 bits 3h = 20 bits 4h = 24 bits 5h = 32 bits 6h = Reserved 7h = Reserved Note that, if the Slot Length > Sample Length, then each Slot will be Left-Justified or Right-Justified depending on the AIF_FORMAT bit.											

Table 173 AIF_DATA_CFG Register

AIF_CLK_CFG - AIF SERIAL CLOCKING CONFIGURATION REGISTER

This register selects AIF Master or Slave mode, and defines the timing and polarity of the LRCLK signal. The sample edge for the RX and TX data can also be configured.

		AIF SERI	AL CLOCK	AIF_CL	_			N RF	GIS.	TF	R										
Addres	ss = 0xF070_0044 (AIF 1) ss = 0xF080_0044 (AIF 2) ss = 0xF090_0044 (AIF 3)	All OLIVI	AL GLOGI			<u> </u>			.0.0		<u> </u>	D	efa	ult	va	lue	= 0	x0	1F1_	03	F0
31 30	29 28 27 26 25 24 23	22 21 2	0 19 18	17 16	15	14	13 12	2 11	10	9	8	7	6	;	5	4	3	:	2	1	0
BITS	FIELD NAME	S/W ACCESS	RESET VALUE		1				DE	-	IELE		١								
31:28	Reserved																				
27:20	Sets the length of the LRCLK active phase at the start 00h = 1 BCLK cycle 01h = 2 BCLK cycles 02h = 3 BCLK cyclesetc. Default is 1Fh (32 BCLK cycles) Receive Data clock edge select														art o	f ea	ich	fran	ne.		
19	etc. Default is 1Fh (32 BCLK cycles) Receive Data clock edge select																				
18	AIF_MSTR	RW	0x0	Master 0 = Sla 1 = Ma	ave m	node	(BCL	K and	d LR							,		uts	s)		
17	AIF_TX_EDGE	RW	0x0	Transr 0 = Alf 1 = Alf	FnTX	DAT	is va	id at	the r	isir											
16	AIF_LRCLK_INV	RW	0x1	LRCLF 0 = LR 1 = LR	CLK	is a	ctive h	igh													
15:4	AIF_LRCLK_PERIOD	RW	0x03F	Sets the set of the se	= 1 B0 = 2 B0 = 3 B0	CLK CLK CLK	cycle cycle	6			ame.										
3:1	Reserved																				
0	AIF_TX_DAT_ENA	RW	0x0	AlFnT2 0 = Dis 1 = En Note th Contro times.	sable abled hat th	d d le Al	· FnTX	DAT	outpı												

Table 174 AIF_CLK_CFG Register

AIF_CTRL - AIF CONTROL REGISTER

This register contains reset / enable control bits for the AIF modules.

	AIF_CTRL AIF CONTROL REGISTER																															
Addre			-	_	•		•								Default value = 0x0000_0022												022					
	Address = 0xF080_0048 (AIF 2)																															
Addre	Address = 0xF090_0048 (AIF 3)													ı	1			_				ı		_				ı	1	_		
31 30	31 30 29 28 27 26 25 24 23 22 21 20								19	18	17	16	15	14	13	1	2 11	10	9		8	7	6	!	5	4	3	2	1	0		
BITS				ELC	_			_	/W		RES		FIELD																			
				AME				AC	CES	S	VAL	_UE	DESCRIPTION																			
31:6			Res	serv	ed																											
5	5 AIF_RX_RST						RW 0x1					0 =	= D = R	X Re o not eset X FIF	hing the I		reg	jister	and	l the	e T	X/F	RX d	comi	mc	on r	egis	sters	s. Flu	ushe	es	
4	AIF_RX_ENA						F	RW		0x	(Ο	Cc 0 =	X Enable ols whether RX data is written to the RX FIFO. sabled nabled																			
3:2			Res	serv	ed																											
1	Reserved AIF_TX_RST					F	RW		0x	1	0 =	AIF TX Reset 0 = Do nothing 1 = Reset the TX registers and the TX/RX common register TX FIFO								registers. Flushes												
0	0 AIF_TX_ENA							F	RW		0x	(Ο	Cc 0 =	onti = D	TX Enable trols whether TX data is output from the TX FIFO. Disabled Enabled																	

Table 175 AIF_CTRL Register

AIF_INT_CTRL - AIF INTERRUPT CONTROL REGISTER

The AIF module can generate interrupts to indicate the TX and RX FIFO buffer status, as described in Table 176. Note that the Interrupt Status fields (bits [19:16]) can only be asserted when the respective Interrupt Enable bit is set.

The AIF Interrupt output to the Interrupt module is asserted when any of the enabled AIF interrupts are asserted.

The handshake (ACK) function for DMA transfers to/from the TX/RX FIFO buffers is controlled using the TX_FIFO_LIM_DMA_ENA and RX_FIFO_LIM_DMA_ENA fields. These must be enabled when using a DMA transfer of data to/from the respective buffer.

		Al		IF_INT_CTRL									
	ss = 0xF070_004C (AIF 1)			Default value = 0x0000_0000									
	ss = 0xF080_004C (AIF 2) ss = 0xF090_004C (AIF 3)												
	29 28 27 26 25 24 23	22 21 20	19 18	17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0									
BITS	FIELD NAME	S/W ACCESS	RESET VALUE	FIELD DESCRIPTION									
31:22	Reserved	ACCECC	0x000	BESSAII TION									
01.22	110001100		ONOGO	TX FIFO Lower Limit DMA Handshake status									
	TV FIFO LIM DMA CT			0 = TX FIFO Lower Limit has not been reached									
21	TX_FIFO_LIM_DMA_ST S	RO	0x0	1 = TX FIFO Lower Limit has been reached									
	3			This bit automatically de-asserts when the Lower Limit condition is no									
				longer met.									
				RX FIFO Upper Limit DMA Handshake status									
20	RX_FIFO_LIM_DMA_ST	DO	00	0 = RX FIFO Upper Limit has not been reached									
20		RO	0x0	1 = RX FIFO Upper Limit has been reached									
				This bit automatically de-asserts when the Upper Limit condition is no longer met.									
				TX FIFO Empty Interrupt									
	TX_FIFO_EMPTY_INT_			This bit asserted (logic '1') to indicate a TX FIFO read attempt when the									
19	STS	RC	0x0	TX buffer was empty.									
	0.0			Write '1' to clear.									
				RX FIFO Full Interrupt									
40	RX_FIFO_FULL_INT_ST	D O	0x0	This bit asserted (logic '1') to indicate a RX FIFO write attempt when									
18	S	RC		the RX buffer was full.									
				Write '1' to clear.									
				TX FIFO Lower Limit Interrupt									
				0 = TX FIFO Lower Limit has not been reached									
17	TX_FIFO_LIM_INT_STS	RO	0x0	1 = TX FIFO Lower Limit has been reached									
				This Interrupt automatically de-asserts when the Lower Limit condition									
				is no longer met. RX FIFO Upper Limit Interrupt									
				0 = RX FIFO Upper Limit has not been reached									
16	RX_FIFO_LIM_INT_STS	RO	0x0	1 = RX FIFO Upper Limit has been reached									
				This Interrupt automatically de-asserts when the Upper Limit condition									
				is no longer met.									
15:6	Reserved		0x000										
				TX FIFO Lower Limit DMA Handshake Enable									
5	TX_FIFO_LIM_DMA_EN	RW	0x0	0 = Disabled									
	Α	1777	0.00	1 = Enabled									
				This bit must be set during a DMA transfer to the TX FIFO buffer.									
				RX FIFO Upper Limit DMA Handshake Enable									
4	RX_FIFO_LIM_DMA_EN A	RW	0x0	0 = Disabled 1 = Enabled									
	A			This bit must be set during a DMA transfer from the RX FIFO buffer.									
				TX FIFO Empty Interrupt Enable									
3	TX_FIFO_EMPTY_INT_	RW	0x0	0 = Disabled									
	ENA		O/CO	1 = Enabled									
				RX FIFO Full Interrupt Enable									
2	RX_FIFO_FULL_INT_EN	RW	0x0	0 = Disabled									
	A			1 = Enabled									
				TX FIFO Lower Limit Interrupt Enable									
1	TX_FIFO_LIM_INT_ENA	RW	0x0	0 = Disabled									
				1 = Enabled									



	AIF_INT_CTRL AIF INTERRUPT CONTROL REGISTER																														
Ad	Address = 0xF070_004C (AIF 1) Address = 0xF080_004C (AIF 2) Address = 0xF090_004C (AIF 3)												Default value = 0x0000_0											0_0	000						
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
BITS FIELD S/W RESET NAME ACCESS VALUE									FIELD DESCRIPTION																						
0 RX_FIFO_LIM_INT_ENA RW 0x0 0 = D									RX FIFO Upper Limit Interrupt Enable 0 = Disabled 1 = Enabled																						

Table 176 AIF_INT_CTRL Register

AIF_MCLK_DIV - AIF MCLK DIVIDER REGISTER

In AIF Master mode the AIF module generates the BCLK and LRCLK signals as outputs from the WM0011.

The BCLK output is generated as AIFn_MSTR_CLK (see Figure 16). The clock source is selected via a multiplexer, using the CLK_SEL_AIFn bits (see Table 19). The MCLK_AIFn signal, derived from PLLOUT, is one of the inputs to this multiplexer, and is configured as described below. See "Clocking" for further details.

The LRCLK output is derived from BCLK; the polarity, pulse length and frame period are configured using the AIF_CLK_CFG register (see Table 174).

The AIF_MCLK_DIV registers define the ratio of the PLLOUT frequency to the MCLK_AIFn frequency. MCLK_DIV_INTG defines the integer portion of the frequency ratio; MCLK_DIV_FRAC defines the fractional portion.

For example, if PLLOUT = 125MHz and the required BCLK frequency = 12.288MHz, the frequency ratio is approximately 10.172526. The corresponding register settings would be MCLK_DIV_INTG=0x00Ah, MCLK_DIV_FRAC=0x2C2AA.

When MCLK_AIFn is selected as the clock source (CLK_SEL_AIFn=1h), then the PLLOUT frequency ratio (MCLK_DIV) must be set to 4.0 or higher.

Note that the BCLK frequency can be calculated as Sample Frequency * AIF_LRCLK_PERIOD.

	AIF_MCLK_DIV AIF MCLK DIVIDER REGISTER																														
Ad	Address = 0xF070_0060 (AIF 1) Address = 0xF080_0060 (AIF 2) Address = 0xF090_0060 (AIF 3)											Default value = 0x0000_0000											000								
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
BITS FIELD S/W RESET NAME ACCESS VALUE								FIELD DESCRIPTION																							
31:20 MCLK_DIV_INTG RW (0x0	000	(C W	ode hen	d as MCI	LSE _K_/	of P 3 = 1 AIFn TG r) is th	ne cl	lock	sour	ce (CLK	_	EL_A	MFn:	=1h)), the	n						
I 19:0 I MCLK DIV FRAC I RW I						0x 00_	(0)00		Fractional portion of PLLOUT / BCLK ratio (Coded as MSB = 0.5)																						

Table 177 AIF_MCLK_DIV Register



JTAG (JTAG) MODULE

For further details on the JTAG module please refer to the documentation available from Tensilica (www.tensilica.com).

CROSS-TRIGGER MODULE (CTM)

For further details on the Cross-Trigger module please refer to the documentation available from Tensilica (www.tensilica.com).

ON-CHIP DEBUG (OCD) MODULE

For further details on the On-Chip Debug module please refer to the documentation available from Tensilica (www.tensilica.com).




APPLICATIONS INFORMATION

To achieve a reasonable level of long term jitter, it is vital to deliver an analogue-grade power supply to the PLL via AVDD.

Board layout around the capacitor and the path from there to the AVDD and PLLC pins is critical. It is vital that the AVDD and power are treated as sensitive analogue signals.

The power (AVDD) path must be a single wire from the DSP pin to the capacitor, and then through the series resistor to board power (VDD). The distance from the DSP pin to the capacitor should be as short as possible.

Similarly, the ground (PLLC) path should be from the IC pin to the capacitor, with the distance from IC pin to capacitor being very short. This DSP has the PLL ground connection made on-chip, so the external PLLC connection must not be connected to PCB ground.




AVDD = PLL Supply (+ve)

VDD = Board Power

PLLC = PLL decoupling
 (internally grounded)

Figure 57 Recommended Filter Circuit for the PLL

CONNECTIVITY DIAGRAM




- Notes:

 1. Decoupling track layout is critical. DCVDD and AVDD/PLLC decoupling must be placed as close to the device as possible.

 2. Do not connect the PLLC to any ground source on the PCB. The PLL DC ground connection is made on chip, so the external ground connection must not be connected to PCB ground.

 3. Observe best power supply design practice to accommodate the power demand of DSP

PACKAGE DIMENSIONS



Symbols		Dimensio	ons (mm)	
	MIN	NOM	MAX	NOTE
Α	0.592	0.636	0.681	
A1	0.175	0.190	0.205	
A2	0.381	0.406	0.432	
D	3.000	3.055	3.080	
D1		2.400 BSC		
E	3.000	3.055	3.080	
E1		2.400 BSC		
е		0.400 BSC		4
f1	0.300	0.328		Bump centre to die edge
f2	0.300	0.328		Bump centre to die edge
h	0.216	0.270	0.324	
g	0.036	0.040	0.044	
aaa		0.10		
bbb		0.10		
ccc		0.03		
ddd		0.015		

- NOTES:

 1. PRIMARY DATUM -Z- AND SEATING PLANE ARE DEFINED BY THE SPHERICAL CROWNS OF THE SOLDER BALLS.

 2. At CORNER IS IDENTIFIED BY INKILASER MARK ON TOP PACKAGE.

 3. BILATERAL TOLERANCE ZONE IS APPLIED TO EACH SIDE OF THE PACKAGE BODY.

 4. 'e' REPRESENTS THE BASIC SOLDER BALL GRID PITCH.

 5. THIS DRAWING IS SUBJECT TO CHANGE WITHOUT NOTICE.

 6. FOLLOWS JEDEC DESIGN GUIDE MO-211-C.



IMPORTANT NOTICE

Wolfson Microelectronics plc ("Wolfson") products and services are sold subject to Wolfson's terms and conditions of sale, delivery and payment supplied at the time of order acknowledgement.

Wolfson warrants performance of its products to the specifications in effect at the date of shipment. Wolfson reserves the right to make changes to its products and specifications or to discontinue any product or service without notice. Customers should therefore obtain the latest version of relevant information from Wolfson to verify that the information is current.

Testing and other quality control techniques are utilised to the extent Wolfson deems necessary to support its warranty. Specific testing of all parameters of each device is not necessarily performed unless required by law or regulation.

In order to minimise risks associated with customer applications, the customer must use adequate design and operating safeguards to minimise inherent or procedural hazards. Wolfson is not liable for applications assistance or customer product design. The customer is solely responsible for its selection and use of Wolfson products. Wolfson is not liable for such selection or use nor for use of any circuitry other than circuitry entirely embodied in a Wolfson product.

Wolfson's products are not intended for use in life support systems, appliances, nuclear systems or systems where malfunction can reasonably be expected to result in personal injury, death or severe property or environmental damage. Any use of products by the customer for such purposes is at the customer's own risk.

Wolfson does not grant any licence (express or implied) under any patent right, copyright, mask work right or other intellectual property right of Wolfson covering or relating to any combination, machine, or process in which its products or services might be or are used. Any provision or publication of any third party's products or services does not constitute Wolfson's approval, licence, warranty or endorsement thereof. Any third party trade marks contained in this document belong to the respective third party owner.

Reproduction of information from Wolfson datasheets is permissible only if reproduction is without alteration and is accompanied by all associated copyright, proprietary and other notices (including this notice) and conditions. Wolfson is not liable for any unauthorised alteration of such information or for any reliance placed thereon.

Any representations made, warranties given, and/or liabilities accepted by any person which differ from those contained in this datasheet or in Wolfson's standard terms and conditions of sale, delivery and payment are made, given and/or accepted at that person's own risk. Wolfson is not liable for any such representations, warranties or liabilities or for any reliance placed thereon by any person.

ADDRESS:

Wolfson Microelectronics plc Westfield House 26 Westfield Road Edinburgh EH11 2QB

Tel :: +44 (0)131 272 7000 Fax :: +44 (0)131 272 7001

Email :: sales@wolfsonmicro.com



REVISION HISTORY

DATE	REV	DESCRIPTION OF CHANGES	PAGE	CHANGED BY
2/08/12	1.0	Initial draft		PH
19/10/12	2.0	Updates to all sections, including some pin/register names.		PH
22/11/12	2.1	Maximum recommended DCVDD increased to 1.32V	14	PH
22/01/13	2.2	Pin Description updated, incorporating pull-up/down capabilities Max AVDD updated Electrical Characteristics updated Signal Timing Requirements updated Clocking diagram updated to incorporate TMRn_CLK signals Updates to PLL description, registers, and configuration examples Miscellaneous updates to I/O Control Registers Clarifications and updates to I2C module description Updates to GPIO/IRQC edge detect control register descriptions Minor clarifications to SPI module description Additions and edits in DMA module description, including examples Minor clarifications to AIF module description UART module description added		PH
06/02/13	3.0	I2S TDM mode deleted I2C 10-bit address mode deleted		PH
07/02/13	3.0	Block diagram updated (CLK DIV now labeled as Chip Config Module) 10-bit I2C addressing deleted I2S TDM mode deleted Typical Power Consumption data added Miscellaneous minor clarifications and corrections		PH
20/03/13	4.0	TRAX module description added Correction to Memory Map definition (APB Bridge space)		PH
20/05/13	4.0	Pin Description updates (name changes only) Minor clarifications to Warm Reset, Sleep/Wake-Up, AIF Bypass and SPI module descriptions Significant clarifications to I2C module description Notes added for avoidance of false interrupts in GPIO and IRQC. Noted requirements for accessing AIF_RX_DAT register.		PH
21/08/13	4.1	Front page description updated	1	JMacD

