

Mono CODEC with Speaker Driver

DESCRIPTION

The WM8940 is a low power, high quality mono CODEC designed for portable applications such as digital still cameras or camcorders.

The device integrates support for a differential or single ended mic, and includes drivers for speakers or headphone, and mono line output. External component requirements are reduced as no separate microphone or headphone amplifiers are required.

Advanced Sigma Delta Converters are used along with digital decimation and interpolation filters to give high quality audio at sample rates from 8 to 48ks/s. A selectable high pass filter and four fully-programmable notch filters are available in the ADC path. An advanced mixed signal ALC function with noise gate is provided, while readback of PGA gain during ALC operation is supported. The digital audio interface supports A-law and μ -law companding.

An on-chip PLL is provided to generate the required Master Clock from an external reference clock. The PLL clock can also be output if required elsewhere in the system.

The WM8940 operates at supply voltages from 2.5 to 3.6V, although the digital supplies can operate at voltages down to 1.71V to save power. Different sections of the chip can also be powered down under software control using the selectable two or three wire control interface.

WM8940 is supplied in a very small 4x4mm QFN package, offering high levels of functionality in minimum board area, with high thermal performance.

FEATURES

- Mono CODEC:
- Audio sample rates:8, 11.025, 16, 22.05, 24, 32, 44.1, 48kHz
- DAC SNR 98dB, THD -84dB ('A'-weighted @ 8 48ks/s)
- ADC SNR 94dB, THD -80dB ('A'-weighted @ 8 48ks/s)
- On-chip Headphone/Speaker Driver
 - 40mW output power into 16Ω
 - BTL speaker drive 0.4W into 8Ω
- Additional MONO Line output
- Multiple analogue or 'Aux' inputs, plus analogue bypass path
- Mic Preamps:
- Differential or single end Microphone Interface
 - Programmable preamp gain
 - Pseudo differential inputs with common mode rejection
 - Programmable ALC / Noise Gate in ADC path
- Low-noise bias supplied for electret microphones

OTHER FEATURES

- Digital Playback Limiter
- Programmable high pass filter (wind noise reduction)
- 4 notch filters (narrowband noise suppression)
- On-chip PLL
- Low power, low voltage
 - 2.5V to 3.6V (digital: 1.71V to 3.6V)
- 4x4x0.9mm 24 lead QFN package

APPLICATIONS

- Digital still cameras and camcorders
- General purpose mono audio CODEC





BLOCK DIAGRAM






TABLE OF CONTENTS

DESCRIPTION	1
FEATURES	1
APPLICATIONS	
BLOCK DIAGRAM	
TABLE OF CONTENTS	
PIN CONFIGURATION	
ORDERING INFORMATION	
PIN DESCRIPTION	
ABSOLUTE MAXIMUM RATINGS	
RECOMMENDED OPERATING CONDITIONS	
ELECTRICAL CHARACTERISTICS	
TERMINOLOGY	
AUDIO PATHS OVERVIEW	12
POWER CONSUMPTION	13
SIGNAL TIMING REQUIREMENTS	
SYSTEM CLOCK TIMING	
AUDIO INTERFACE TIMING – MASTER MODE	
AUDIO INTERFACE TIMING – SLAVE MODE	
CONTROL INTERFACE TIMING – 3-WIRE MODE	
CONTROL INTERFACE TIMING – 2-WIRE MODE	
DEVICE DESCRIPTION	
INTRODUCTION	
FEATURES	
MICROPHONE INPUTS	
PGA AND ALC OPERATION	
AUX INPUT	
ADC	
HI-FI DAC	
DIGITAL FILTERING	
OUTPUT MIXING AND VOLUME ADJUST	
AUDIO INTERFACES	19
CONTROL INTERFACES	
CLOCKING SCHEMES	
POWER CONTROL	
INPUT SIGNAL PATH	
MICROPHONE INPUTS	
INPUT PGA VOLUME CONTROL	
AUXILIARY INPUT	
INPUT BOOST	
MICROPHONE BIASING CIRCUITANALOGUE TO DIGITAL CONVERTER (ADC)	
ANALOGUE TO DIGITAL CONVERTER (ADC)	
SELECTABLE HIGH PASS FILTER	
PROGRAMMABLE NOTCH FILTERS	
DIGITAL ADC VOLUME CONTROL	
INPUT LIMITER / AUTOMATIC LEVEL CONTROL (ALC)	
NORMAL MODE	
LIMITER MODE	
ATTACK AND DECAY TIMES	_
NORMAL MODE	
LIMITER MODE	

WM8940



MINIMUM AND MAXIMUM GAIN	35
ALC HOLD TIME (NORMAL MODE ONLY)	36
PEAK LIMITER	38
NOISE GATE (NORMAL MODE ONLY)	39
OUTPUT SIGNAL PATH	41
DIGITAL HI-FI DAC VOLUME CONTROL	41
HI-FI DIGITAL TO ANALOGUE CONVERTER (DAC)	42
AUTOMUTE	42
DAC OUTPUT LIMITER	42
VOLUME BOOST	
ANALOGUE OUTPUTS	45
SPKOUTP/SPKOUTN OUTPUTS	45
ZERO CROSS TIMEOUT	46
MONO MIXER AND OUTPUT	47
ENABLING THE OUTPUTS	47
UNUSED ANALOGUE INPUTS/OUTPUTS	
OUTPUT SWITCH	49
THERMAL SHUTDOWN	49
SPEAKER OUTPUT	49
HEADPHONE OUTPUT	
MONO OUTPUT	
DIGITAL AUDIO INTERFACES	51
MASTER AND SLAVE MODE OPERATION	
AUDIO DATA FORMATS	
AUDIO INTERFACE CONTROL	
LOOPBACK	
AUDIO SAMPLE RATES	
MASTER CLOCK AND PHASE LOCKED LOOP (PLL)	
INTEGER N DIVISION	57
FRACTIONAL K MODE	
EXAMPLE PLL CONFIGURATION:	
COMPANDING	
GENERAL PURPOSE INPUT/OUTPUT	
CONTROL INTERFACE	
SELECTION OF CONTROL MODE AND 2-WIRE MODE ADDRESS	61
USE OF MODE AS A GPIO PIN IN 3-WIRE MODE	61
3-WIRE SERIAL CONTROL MODE	62
READBACK IN 3-WIRE MODE	62
2-WIRE SERIAL CONTROL MODE	
RESETTING THE CHIP	
POWER SUPPLIES	64
RECOMMENDED POWER UP/DOWN SEQUENCE	
POWER MANAGEMENT	66
VMID	66
BIASEN	66
ESTIMATED SUIDDLY CUIDDENTS	66


WM8940



POP MINIMISATION	67
REGISTER MAP	68
REGISTER BITS BY ADDRESS	
DIGITAL FILTER CHARACTERISTICS	80
TERMINOLOGY	80
DAC FILTER RESPONSES	81
ADC FILTER RESPONSES	
HIGHPASS FILTER	82
NOTCH FILTERS AND LOW-PASS FILTER	
NOTCH FILTER WORKED EXAMPLE	84
APPLICATIONS INFORMATION	85
RECOMMENDED EXTERNAL COMPONENTS	85
PACKAGE DIAGRAM	86
IMPORTANT NOTICE	87
REVISION HISTORY	88



PIN CONFIGURATION



ORDERING INFORMATION

ORDER CODE	TEMPERATURE RANGE	PACKAGE	MOISTURE SENSITIVITY LEVEL	PACKAGE BODY TEMPERATURE
WM8940CGEFL/V	-25°C to +85°C	24-lead QFN (4x4x0.9mm) (Pb-free)	MSL3	260°C
WM8940CGEFL/RV	-25°C to +85°C	24-lead QFN (4x4x0.9mm) (Pb-free, tape and reel)	MSL3	260°C
WM8940KGEFL/V (see Note)	-25°C to +85°C	24-lead QFN (4x4x0.9mm) (Pb-free)	MSL3	260°C
WM8940KGEFL/RV (see Note)	-25°C to +85°C	24-lead QFN (4x4x0.9mm) (Pb-free, tape and reel)	MSL3	260°C

Note:

1. Order code denotes products associated with PCN-2020-141.



PIN DESCRIPTION

PIN	NAME	TYPE	DESCRIPTION
1	MICBIAS	Analogue Output	Microphone bias
2	AVDD	Supply	Analogue supply
3	AGND	Supply	Analogue ground
4	DCVDD	Supply	Digital Supply (Core)
5	DBVDD	Supply	Digital supply (Input/Output)
6	DGND	Supply	Digital ground
7	ADCDAT	Digital Output	ADC digital audio data output
8	DACDAT	Digital Input	DAC digital audio data input
9	FRAME	Digital Input / Output	DAC and ADC sample rate clock or frame synch
10	BCLK	Digital Input / Output	Digital audio port clock
11	MCLK	Digital Input	Master clock input
12	CSB/GPIO	Digital Input / Output	3-Wire control interface chip select or GPIO pin.
13	SCLK	Digital Input	3-Wire control interface clock Input / 2-Wire control interface clock input
14	SDIN	Digital Input / Output	3-Wire control interface data Input / 2-Wire control interface data input
15	MODE / GPIO	Digital Input	Control interface mode selection pin or GPIO pin.
16	MONOOUT	Analogue Output	Mono output
17	SPKOUTP	Analogue Output	Speaker output positive
18	SPKGND	Supply	Speaker ground
19	SPKOUTN	Analogue Output	Speaker output negative
20	SPKVDD	Supply	Speaker supply
21	AUX	Analogue Input	Auxiliary analogue input
22	VMID	Reference	Decoupling for midrail reference voltage
23	MICN	Analogue Input	Microphone negative input (common mode)
24	MICP	Analogue Input	Microphone positive input

Note:

- 1. It is recommended that the QFN ground paddle should be connected to analogue ground on the application PCB.
- 2. Refer to the application note WAN_0118 on "Guidelines on How to Use QFN Packages and Create Associated PCB Footprints"



ABSOLUTE MAXIMUM RATINGS

Absolute Maximum Ratings are stress ratings only. Permanent damage to the device may be caused by continuously operating at or beyond these limits. Device functional operating limits and guaranteed performance specifications are given under Electrical Characteristics at the test conditions specified.



ESD Sensitive Device. This device is manufactured on a CMOS process. It is therefore generically susceptible to damage from excessive static voltages. Proper ESD precautions must be taken during handling and storage of this device.

Cirrus Logic tests its package types according to IPC/JEDEC J-STD-020B for Moisture Sensitivity to determine acceptable storage conditions prior to surface mount assembly. These levels are:

MSL1 = unlimited floor life at <30°C / 85% Relative Humidity. Not normally stored in moisture barrier bag.

MSL2 = out of bag storage for 1 year at <30°C / 60% Relative Humidity. Supplied in moisture barrier bag.

MSL3 = out of bag storage for 168 hours at <30°C / 60% Relative Humidity. Supplied in moisture barrier bag.

The Moisture Sensitivity Level for each package type is specified in Ordering Information.

CONDITION	MIN	MAX
DBVDD, DCVDD, AVDD, SPKVDD supply voltages	-0.3V	+4.2
Voltage range digital inputs	DGND -0.3V	DVDD +0.3V
Voltage range analogue inputs	AGND -0.3V	AVDD +0.3V
Operating temperature range, T _A	-25°C	+85°C
Storage temperature prior to soldering	30°C max /	85% RH max
Storage temperature after soldering	-65°C	+150°C

Notes:

- 1. Analogue and digital grounds must always be within 0.3V of each other.
- 2. All digital and analogue supplies are completely independent from each other.

RECOMMENDED OPERATING CONDITIONS

PARAMETER	SYMBOL	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Digital supply range (Core)	DCVDD		1.71		3.6	V
Digital supply range (Buffer)	DBVDD		1.71		3.6	V
Analogue supplies range	AVDD, SPKVDD ¹		2.5		3.6	V
Ground	DGND,AGND, SPKGND			0		V

Notes:

- 1. Analogue supply voltages must be ≥ the digital supply voltages
- DBVDD must be ≥ DCVDD



ELECTRICAL CHARACTERISTICS

Test Conditions

 $DCVDD = 1.8V, AVDD = DBVDD = 3.3V, SPKVDD = 3.3V, T_A = +25^{\circ}C, 1kHz \ signal, fs = 48kHz, 24-bit \ audio \ data \ unless \ otherwise stated.$

stated. PARAMETER	SYMBOL	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Microphone Input PGA Inputs (MICN		1201 CONDITIONS	1 141114		шдл	Jiiii
INPPGAVOL and PGABOOST = 0dB	,,					
Full-scale Input Signal Level – Single- ended input via LIN/RIN ¹				AVDD/3.3		V_{rms}
Full-scale Input Signal Level – Pseudo-differential input ^{1,2}				AVDD*0.7/ 3.3		V_{rms}
Input PGA equivalent input noise		INPPGAVOL = +35.25dB No input signal 0 to 20kHz		76.5		dB
MICN input resistance		INPPGAVOL = +35.25dB		2		kΩ
MICN input resistance		INPPGAVOL = 0dB		58.5		kΩ
MICN input resistance		INPPGAVOL = -12dB		97.5		kΩ
MICP input resistance		All gain settings		124.5		kΩ
Input Capacitance		All analogue input pins		10		pF
Maximum Input PGA Programmable Gain		Gain adjusted by INPPGAVOL	+33.25	+35.25	+37.25	dB
Minimum Input PGA Programmable Gain		Gain adjusted by INPPGAVOL	-14	-12	-10	dB
Programmable Gain Step Size		Guaranteed monotonic		0.75		dB
Input PGA Mute Attenuation		INPPGAMUTE		92		dB
Input Gain Boost		PGABOOST= 0		0		dB
Input Gain Boost		PGABOOST = 1		+20		dB
Auxiliary Analogue Inputs (AUX)			•		'	
Full-scale Input Signal Level ²				AVDD/3.3		V_{rms}
Input Resistance		Input boost and mixer enabled, at 0dB gain		20		kΩ
Input Capacitance		All analogue Inputs		10		pF
Maximum Gain from AUX input PGA mixers		Gain adjusted by AUX2BOOSTVOL	+4.0	+6	+7.5	dB
Minimum Gain from AUX input PGA mixers		Gain adjusted by AUX2BOOSTVOL	-14	-12	-9	dB
AUX2BOOSTVOL step size		Guaranteed monotonic		3		dB
Analogue to Digital Converter (ADC) INPPGAVO, PGABOOST and ADCV0	•	MICN and MICP in differenti	al configu	ıration to inpu	ıt PGA	
Signal to Noise Ratio ³	SNR	A-weighted AVDD=3.3V	88	91		dB
Total Harmonic Distortion ⁴	THD	-1dBV Input AVDD=3.3V		-80	-75	dB
Total Harmonic Distortion + Noise ⁵	THD+N	-1dBV Input AVDD=3.3V		-75	-68	dB
Channel Separation ⁶		1kHz full scale input signal		100		dBFS



Test Conditions

DCVDD = 1.8V, AVDD = DBVDD = 3.3V, SPKVDD = 3.3V, $T_A = +25^{\circ}C$, 1kHz signal, fs = 48kHz, 24-bit audio data unless otherwise stated.

stated. PARAMETER	SYMBOL	TEST CONDITIONS	MIN	TYP	MAX	UNIT
				1	WIAA	ONT
Digital to Analogue Converter (DAC	to MONO Ou		and DAC	l .	T T	
Full-scale output 1		DACVOL = 0dB		AVDD/3.3		V_{rms}
Signal to Noise Ratio ³	SNR	A-weighted	93	98		dB
		AVDD=SPKVDD=3.3V				
Total Harmonic Distortion ⁴	THD	0dBFS input		-80	-75	dBFS
		AVDD=SPKVDD=3.3V				
Total Harmonic Distortion + Noise ⁵	THD+N	0dBFS input AVDD=SPKVDD=3.3V		-78	-74	dBFS
Channel Separation ⁶		1kHz signal		100		dB
MICP and MICN input PGA to input	boost stage in	to 10kΩ / 50pF load on SP	KOUTP an	d SPKOUTP		
INPPGAVOL, PGABOOST = 0dB	3					
Full-scale output voltage, 0dB gain				SPKVDD/3.3		V _{rms}
Signal to Noise Ratio ³	SNR	A-weighted	94	99		dB
eighar to Moise Matie	J. O. W.	AVDD=SPKVDD=3.3V	04	00		uВ
Total Harmonic Distortion ⁴	THD	full-scale signal	+	-90	-85	dBFS
Total Hallionic Distortion	טרוו	AVDD=SPKVDD=3.3V		-90	-00	ubro
Total Harmonic Distortion + Noise 5	TUD.N				00	-IDEC
Total Harmonic Distortion + Noise	THD+N	full-scale signal		-87	-82	dBFS
		AVDD=SPKVDD=3.3V	+			
Channel Separation ⁶				100		dB
DAC to Speaker Output (SPKOUTF	, SPKOUTN wi	ith 8Ω bridge tied load) By _l	pass mode	•		
Output Power	Po	Output power is	closely co	rrelated with T	HD see below	1
Total Harmonic Distortion ⁴	THD	Po=350mW, RL = 8Ω		0.03		%
		SPKVDD=3.3V		-70	-60	dB
Signal to Noise Ratio ³	SNR	A-weighted	93.5	98		dB
		SPKVDD=3.3V				
Power Supply Rejection Ratio (50Hz-22kHz)	PSRR	$R_L = 8\Omega BTL$		50		dB
AUX In to Headphone Output (SPK)	OUTP, SPKOU	TN with 16R resistive load	to GND) B	ypass mode		
Signal to Noise Ratio ³	SNR	A-weighted	95	99		dB
· ·		SPKVDD=3.3V				
Total Harmonic Distortion ⁴	THD	Po=20mW, RL = 16Ω		0.02	-67	%
	5	SPKVDD=3.3V		-74		dB
Microphone Bias	1	055-0.01	1			45
Bias Voltage		MBVSEL=0		0.9*AVDD		V
Diac voltage		MBVSEL=1	+	1		
Diag Current Course	1		+	0.65*AVDD		
Bias Current Source	1	for V _{MICBIAS} within +/-3%	+	4.5	3	mA
Output Noise Voltage		1kHz to 20kHz		15		nV/√Hz
Digital Input / Output	1		1	-	 	
Input HIGH Level	V _{IH}		0.7× DBVDD			V
Input LOW Level	V _{IL}				0.3×DBVDD	V
Output HIGH Level	V _{OH}	I _{OL} =1mA	0.9×			V
			DBVDD			
Output LOW Level	V _{OL}	I _{OH} -1mA	1		0.1xDBVDD	V
Input Capacitance	1	All digital pins		10		pF




TERMINOLOGY

- Full-scale input and output levels scale in relation to AVDD or SPKVDD depending upon the input or output used. For example, when AVDD = 3.3V, 0dBFS = 1V_{rms} (0dBV). When AVDD < 3.3V the absolute level of 0dBFS will decrease with a linear relationship to AVDD.
- 2. Input level to RIP and LIP in differential configurations is limited to a maximum of -3dB or performance will be reduced.
- 3. Signal-to-noise ratio (dB) SNR is the difference in level between a reference full scale output signal and the device output with no signal applied. This ratio is also called idle channel noise. (No Auto-zero or Automute function is employed in achieving these results).
- 4. Total Harmonic Distortion (dB) THD is the difference in level between a reference output signal and the first seven harmonics of that signal. The reference output signal need not be at full scale amplitude; THD is typically measured using an output power of 20mW into a 16ohm load, corresponding to a reference signal level of -5dB. However the stated test conditions include input signal level, signal gain settings, output load characteristics and power supply voltages To calculate the ratio, the fundamental frequency of the output signal is notched out and an RMS value of the next seven harmonics is calculated.
- 5. Total Harmonic Distortion plus Noise (dB) THD+N is the difference in level between a reference output signal and the sum of the harmonics, wide-band noise and interference on the output signal. To calculate the ratio, the fundamental frequency of the output signal is notched out and an RMS value of the total harmonics, wide-band noise and interference is calculated.
- 6. Channel Separation (dB) Also known as Cross-Talk. This is a measure of the amount one channel is isolated from the other. Normally measured by sending a full scale signal down



AUDIO PATHS OVERVIEW





POWER CONSUMPTION

Typical current consumption for various scenarios is shown below.

MODE	AVDD (3V3) MA	SPKVDD (3V3) MA	DCVDD (1.8V) MA	DBVDD (1.8V) UA	TOTAL POWER (MW)
Power OFF (No Clocks)	0.038	0	0	0.2	0.126
Sleep (VMID maintained, No Clocks)	0.190	0	0	0.2	0.627
Mono Record (MIC input, +20dB gain, 8kHz, quiescent) SLAVE	4.1	0	0.3	11	14.3
Mono Record (MIC input, +20dB gain, 44.1kHz, PLL, quiescent) MASTER	5.3	0	1.9	115	21.0
Mono 16Ω Headphone Playback (0.1mW, 1kHz sine wave, ac coupled) SLAVE	2.8	1.5	1.6	3.7	17.1
Mono 8Ω BTL speaker Playback (44.1kHz, 200mW, 1kHz sine wave) SLAVE	2.8	62	1.6	3.8	216.8
Mono 8Ω BTL speaker Playback (44.1kHz, PLL, quiescent) MASTER	3.9	1.5	1.8	81	21.1

Table 1 Power Consumption

Note: Power consumption figures include any power dissipated in the load (e.g. in the headphone or speaker)



SIGNAL TIMING REQUIREMENTS

SYSTEM CLOCK TIMING




Figure 1 System Clock Timing Requirements

Test Conditions

DCVDD=1.8V, DBVDD=AVDD=SPKVDD=3.3V, DGND=AGND=SPKGND=0V, $T_{\rm A}$ = +25°C

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNIT
System Clock Timing Information						
MCLK avalatima	T _{MCLKY}	MCLK=SYSCLK (=256fs)	81.38			ns
MCLK cycle time		MCLK input to PLL Note 1	20			ns
MCLK duty cycle	T _{MCLKDS}		60:40		40:60	

Note 1:

PLL pre-scaling and PLL N and K values should be set appropriately so that SYSCLK is no greater than 12.288MHz.



AUDIO INTERFACE TIMING - MASTER MODE




Figure 2 Digital Audio Data Timing – Master Mode (see Control Interface)

Test Conditions

DCVDD=1.8V, DBVDD=AVDD=SPKVDD=3.3V, DGND=AGND=SPKGND=0V, T_A =+25°C, Slave Mode, fs=48kHz, MCLK=256fs, 24-bit data, unless otherwise stated.

PARAMETER	SYMBOL	MIN	TYP	MAX	UNIT
Audio Data Input Timing Information					
FRAME propagation delay from BCLK falling edge	t _{DL}			10	ns
ADCDAT propagation delay from BCLK falling edge	t _{DDA}			15	ns
DACDAT setup time to BCLK rising edge	t _{DST}	10			ns
DACDAT hold time from BCLK rising edge	t _{DHT}	10			ns



AUDIO INTERFACE TIMING - SLAVE MODE




Figure 3 Digital Audio Data Timing - Slave Mode

Test Conditions

DCVDD=1.8V, DBVDD=AVDD=SPKVDD=3.3V, DGND=AGND=SPKGND=0V, T_A =+25°C, Slave Mode, fs=48kHz, MCLK= 256fs, 24-bit data, unless otherwise stated.

PARAMETER	SYMBOL	MIN	TYP	MAX	UNIT
Audio Data Input Timing Information					
BCLK cycle time	t _{BCY}	81.38			ns
BCLK pulse width high	t _{BCH}	32.55			ns
BCLK pulse width low	t _{BCL}	32.55			ns
FRAME set-up time to BCLK rising edge	t _{LRSU}	10			ns
FRAME hold time from BCLK rising edge	t _{LRH}	10			ns
DACDAT hold time from BCLK rising edge	t _{DH}	10			ns
DACDAT set-up time to BCLK rising edge	t _{DS}	10			ns
ADCDAT propagation delay from BCLK falling edge	t _{DD}			15	ns

Note:

BCLK period should always be greater than or equal to MCLK period.



CONTROL INTERFACE TIMING - 3-WIRE MODE




Figure 4 Control Interface Timing – 3-Wire Serial Control Mode

Test Conditions

 $DCVDD = 1.8V, DBVDD = AVDD = SPKVDD = 3.3V, DGND = AGND = SPKGND = 0V, T_A = +25^{\circ}C, Slave \ Mode, \ fs = 48kHz, MCLK = 256fs, 24-bit \ data, unless \ otherwise \ stated.$

PARAMETER	SYMBOL	MIN	TYP	MAX	UNIT			
Program Register Input Information								
SCLK rising edge to CSB rising edge	t _{SCS}	80			ns			
SCLK pulse cycle time	t _{SCY}	200			ns			
SCLK pulse width low	t _{SCL}	80			ns			
SCLK pulse width high	t _{SCH}	80			ns			
SDIN to SCLK set-up time	t _{DSU}	40			ns			
SCLK to SDIN hold time	t_{DHO}	40			ns			
CSB pulse width low	t _{CSL}	40			ns			
CSB pulse width high	t _{CSH}	40			ns			
CSB rising to SCLK rising	t _{CSS}	40			ns			
Pulse width of spikes that will be suppressed	t_ps	0		5	ns			



CONTROL INTERFACE TIMING - 2-WIRE MODE




Figure 5 Control Interface Timing – 2-Wire Serial Control Mode

Test Conditions

DCVDD=1.8V, DBVDD=AVDD=SPKVDD=3.3V, DGND=AGND=SPKGND=0V, $T_A = +25^{\circ}C$, Slave Mode, fs = 48kHz, MCLK = 256fs, 24-bit data, unless otherwise stated.

PARAMETER	SYMBOL	MIN	TYP	MAX	UNIT			
Program Register Input Information								
SCLK Frequency		0		526	kHz			
SCLK Low Pulse-Width	t ₁	1.3			us			
SCLK High Pulse-Width	t ₂	600			ns			
Hold Time (Start Condition)	t ₃	600			ns			
Setup Time (Start Condition)	t_4	600			ns			
Data Setup Time	t ₅	100			ns			
SDIN, SCLK Rise Time	t ₆			300	ns			
SDIN, SCLK Fall Time	t ₇			300	ns			
Setup Time (Stop Condition)	t ₈	600			ns			
Data Hold Time	t ₉			900	ns			
Pulse width of spikes that will be suppressed	t _{ps}	0		5	ns			



DEVICE DESCRIPTION

INTRODUCTION

The WM8940 is a low power audio codec combining a high quality mono audio DAC and ADC, with flexible line and microphone input and output processing. Applications for this device include digital still cameras or camcorders with mono audio, record and playback capability.

FEATURES

The chip offers great flexibility in use, and so can support many different modes of operation as follows:

MICROPHONE INPUTS

Two microphone inputs are provided, allowing for either a differential microphone input or a single ended microphone to be connected. These inputs have a user programmable gain range of -12dB to +35.25dB using internal resistors. After the input PGA stage comes a boost stage which can add a further 20dB of gain. A microphone bias is output from the chip which can be used to bias the microphones. The signal routing can be configured to allow manual adjustment of mic levels, or to allow the ALC loop to control the level of mic signal that is transmitted.

Total gain through the microphone paths of up to +55.25dB can be selected.

PGA AND ALC OPERATION

A programmable gain amplifier is provided in the input path to the ADC. This may be used manually or in conjunction with a mixed analogue/digital automatic level control (ALC) which keeps the recording volume constant.

AUX INPUT

The device includes a mono input, AUX, that can be used as an input for warning tones (beep) etc. The output from this circuit can be summed into the mono output and/or the speaker output paths, so allowing for mixing of audio with 'backing music' etc as required. This path can also be summed into the input in a flexible fashion, either to the input PGA as a second microphone input or as a line input. The configuration of this circuit, with integrated on-chip resistors allows several analogue signals to be summed into the single AUX input if required.

ADC

The mono ADC uses a multi-bit high-order over sampling architecture to deliver optimum performance with low power consumption. Various sample rates are supported, from the 8ks/s rate typically used in voice dictation, up to the 48ks/s rate used in high quality audio applications.

HI-FI DAC

The hi-fi DAC provides high quality audio playback suitable for all portable mono audio type applications.

DIGITAL FILTERING

Advanced Sigma Delta Converters are used along with digital decimation and interpolation filters to give high quality audio at sample rates from 8ks/s to 48ks/s.

Application specific digital filters are also available which help to reduce the effect of specific noise sources such as wind noise or narrowband noise from other parts of the system. The filters include a programmable ADC high pass filter and four fully programmable ADC notch filters.

OUTPUT MIXING AND VOLUME ADJUST

Flexible mixing is provided on the outputs of the device; a mixer is provided for the speaker outputs, and an additional mono summer for the mono output. These mixers allow the output of the DAC, the output of the ADC volume control and the Auxiliary input to be combined. The output volume can be adjusted using the integrated digital volume control and there is additional analogue gain adjustment capability on the speaker output.

AUDIO INTERFACES

The WM8940 has a standard audio interface, to support the transmission of audio data to and from the chip. This interface is a 4-wire standard audio interface which supports a number of audio data



formats including I²S, DSP Mode, MSB-First, left justified and MSB-First, right justified, and can operate in master or slave modes.

CONTROL INTERFACES

To allow full software control over all its features, the WM8940 supports 2 or 3 wire control interface. It is fully compatible and an ideal partner for a wide range of industry standard microprocessors, controllers and DSPs. The selection between 2-wire mode and 3-wire mode is determined by the state of the MODE pin. If MODE is high then 3-wire control mode is selected, if MODE is low then 2-wire control mode is selected.

In 2 wire mode, only slave operation is supported, and the address of the device is fixed as 0011010.

CLOCKING SCHEMES

WM8940 offers the normal audio DAC clocking scheme operation, where 256fs MCLK is provided to the DAC/ADC.

However, a PLL is also included which may be used to generate the internal master clock frequency in the event that this is not available from the system controller. This PLL uses an input clock, typically the 12MHz USB or ilink clock, to generate high quality audio clocks. If this PLL is not required for generation of these clocks, it can be reconfigured to generate alternative clocks which may then be output on the CLKOUT pin and used elsewhere in the system.

POWER CONTROL

The design of the WM8940 has given much attention to power consumption without compromising performance. It operates at low supply voltages, and includes the facility to power off any unused parts of the circuitry under software control.

As a power saving measure, ADC or DAC logic in the DSP core is held in its last enabled state when the ADC or DAC is disabled. In order to prevent pops and clicks on restart due to residual data in the filters, the master clock must remain for at least 64 input samples after the ADC or DAC has been disabled.

INPUT SIGNAL PATH

The WM8940 has 3 flexible analogue inputs: two microphone inputs, and an auxiliary input. These inputs can be used in a variety of ways. The input signal path before the ADC has a flexible PGA block which then feeds into a gain boost/mixer stage.

MICROPHONE INPUTS

The WM8940 can accommodate a variety of microphone configurations including single ended and differential inputs. The inputs through the MICN, MICP and optionally AUX pins are amplified through the input PGA as shown in Figure 6 .

A pseudo differential input is the preferential configuration where the positive terminal of the input PGA is connected to the MICP input pin by setting MICP2INPPGA=1. The microphone ground should then be connected to MICN (when MICN2INPPGA=1) or optionally to AUX (when AUX2INPPGA=1) input pins.

Alternatively a single ended microphone can be connected to the MICN input with MICN2INPPGA set to 1. The non-inverting terminal of the input PGA should be connected internally to VMID by setting MICP2INPPGA to 0.

In pseudo-differential mode the larger signal should be input to MICP and the smaller (e.g. noisy ground connections) should be input to MICN.




Figure 6 Microphone Input PGA Circuit (switch positions shown are for differential mic input)

REGISTER ADDRESS	BIT	LABEL	DEFAULT	DESCRIPTION
R44 Input Control	2	AUX2INPPGA	0	Select AUX amplifier output as input PGA signal source. 0=AUX not connected to input PGA
				1=AUX connected to input PGA amplifier negative terminal.
	1	MICN2INPPGA	1	Connect MICN to input PGA negative terminal.
				0=MICN not connected to input PGA
				1=MICN connected to input PGA amplifier negative terminal.
	0	MICP2INPPGA	0	Connect input PGA amplifier positive terminal to MICP or VMID.
				0 = input PGA amplifier positive terminal connected to VMID
				1 = input PGA amplifier positive terminal connected to MICP through variable resistor string

Table 2 Input Control

The input PGA is enabled by the IPPGAEN register bit.

REGISTER ADDRESS	BIT	LABEL	DEFAULT	DESCRIPTION
R2	2	INPPGAEN	0	Input microphone PGA enable
Power				0 = disabled
Management 2				1 = enabled

Table 3 Input PGA Enable Control



INPUT PGA VOLUME CONTROL

The input microphone PGA has a gain range from -12dB to +35.25dB in 0.75dB steps. The gain from the MICN input to the PGA output and from the AUX amplifier to the PGA output are always common and controlled by the register bits INPPGAVOL[5:0]. These register bits also affect the MICP pin when MICP2INPPGA=1.

When the Automatic Level Control (ALC) is enabled the input PGA gain is then controlled automatically and the INPPGAVOL bits should not be used.

REGISTER ADDRESS	BIT	LABEL	DEFAULT	DESCRIPTION
R45	7	INPPGAZC	0	Input PGA zero cross enable:
Input PGA				0=Update gain when gain register changes
volume control				1=Update gain on 1 st zero cross after gain register write.
	6	INPPGAMUTE	1	Mute control for input PGA:
				0=Input PGA not muted, normal operation
				1=Input PGA muted (and disconnected from the following input BOOST stage).
	5:0	INPPGAVOL	010000	Input PGA volume
				000000 = -12dB
				000001 = -11.25db
				010000 = 0dB
				111111 = 35.25dB
R32	8	ALCSEL	0	ALC function select:
ALC control 1				0=ALC off (PGA gain set by INPPGAVOL register bits)
				1=ALC on (ALC controls PGA gain)

Table 4 Input PGA Volume Control

AUXILIARY INPUT

An auxiliary input circuit (Figure 7) is provided which consists of an amplifier which can be configured either as an inverting buffer for a single input signal or as a mixer/summer for multiple inputs with the use of external resistors. The circuit is enabled by the register bit AUXEN.




Figure 7 Auxiliary Input Circuit

The AUXMODE register bit controls the auxiliary input mode of operation:

In buffer mode (AUXMODE=0) the switch labelled AUXSW in Figure 7 is open and the signal at the AUX pin will be buffered and inverted through the aux circuit using only the internal components.



In mixer mode (AUXMODE=1) the on-chip input resistor is bypassed, this allows the user to sum in multiple inputs with the use of external resistors. When used in this mode there will be gain variations through this path from part to part due to the variation of the internal $20k\Omega$ resistors relative to the higher tolerance external resistors.

REGISTER ADDRESS	BIT	LABEL	DEFAULT	DESCRIPTION
R1	6	AUXEN	0	Auxiliary input buffer enable
Power				0 = OFF
management 1				1 = ON
R44	3	AUXMODE	0	0 = inverting buffer
Input control				1 = mixer (on-chip input resistor bypassed)

Table 5 Auxiliary Input Buffer Control

INPUT BOOST

The input BOOST circuit has 3 selectable inputs: the input microphone PGA output, the AUX amplifier output and the MICP input pin (when not using a differential microphone configuration). These three inputs can be mixed together and have individual gain boost/adjust as shown in Figure 8.




Figure 8 Input Boost Stage

The input PGA path can have a +20dB boost (PGABOOST=1) a 0dB pass through (PGABOOST=0) or be completely isolated from the input boost circuit (INPPGAMUTE=1).

REGISTER ADDRESS	BIT	LABEL	DEFAUL T	DESCRIPTION
R45 Input PGA gain	6	INPPGAMUTE	1	Mute control for input PGA: 0=Input PGA not muted, normal operation
control				1=Input PGA muted (and disconnected from the following input BOOST stage).
R47 Input BOOST	8	PGABOOST	0	0 = PGA output has +0dB gain through input BOOST stage.
control				1 = PGA output has +20dB gain through input BOOST stage.

Table 6 Input BOOST Stage Control



The Auxiliary amplifier path to the BOOST stage is controlled by the AUX2BOOSTVOL[2:0] register bits. When AUX2BOOSTVOL=000 this path is completely disconnected from the BOOST stage. Settings 001 through to 111 control the gain in 3dB steps from -12dB to +6dB.

The MICP path to the BOOST stage is controlled by the MICP2BOOSTVOL[2:0] register bits. When MICP2BOOSTVOL=000 this input pin is completely disconnected from the BOOST stage. Settings 001 through to 111 control the gain in 3dB steps from -12dB to +6dB.

REGISTER ADDRESS	BIT	LABEL	DEFAUL T	DESCRIPTION
R47 Input BOOST control	6:4	MICP2BOOSTVOL	000	Controls the MICP pin to the input boost stage (NB, when using this path set MICP2INPPGA=0): 000=Path disabled (disconnected) 001=-12dB gain through boost stage 010=-9dB gain through boost stage
	2:0	AUX2BOOSTVOL	000	111=+6dB gain through boost stage Controls the auxiliary amplifier to the input boost stage: 000=Path disabled (disconnected) 001=-12dB gain through boost stage 010=-9dB gain through boost stage 111=+6dB gain through boost stage

Table 7 Input BOOST Stage Control

The BOOST stage is enabled under control of the BOOSTEN register bit.

REGISTER ADDRESS	BIT	LABEL	DEFAULT	DESCRIPTION
R2	4	BOOSTEN	0	Input BOOST enable
Power				0 = Boost stage OFF
management 2				1 = Boost stage ON

Table 8 Input BOOST Enable Control

MICROPHONE BIASING CIRCUIT

The MICBIAS output provides a low noise reference voltage suitable for biasing electret type microphones and the associated external resistor biasing network. Refer to the Applications Information section for recommended external components. The MICBIAS voltage can be altered via the MBVSEL register bit. When MBVSEL=0, MICBIAS=0.9*AVDD and when MBVSEL=1, MICBIAS=0.65*AVDD. The output can be enabled or disabled using the MICBEN control bit.

REGISTER ADDRESS	BIT	LABEL	DEFAULT	DESCRIPTION
R1	4	MICBEN	0	Microphone Bias Enable
Power				0 = OFF (high impedance output)
management 1				1 = ON

Table 9 Microphone Bias Enable

REGISTER ADDRESS	BIT	LABEL	DEFAULT	DESCRIPTION
R44	8	MBVSEL	0	Microphone Bias Voltage Control
Input Control				0 = 0.9 * AVDD
				1 = 0.65 * AVDD

Table 10 Microphone Bias Voltage Control



The internal MICBIAS circuitry is shown in Figure 9. Note that the maximum source current capability for MICBIAS is 3mA. The external biasing resistors therefore must be large enough to limit the MICBIAS current to 3mA.




Figure 9 Microphone Bias Schematic

ANALOGUE TO DIGITAL CONVERTER (ADC)

The WM8940 uses a multi-bit, over sampled sigma-delta ADC channel. The use of multi-bit feedback and high over sampling rates reduces the effects of jitter and high frequency noise. The ADC Full Scale input level is proportional to AVDD. With a 3.3V supply voltage, the full scale level is 1.0V_{rms}. Any voltage greater than full scale may overload the ADC and cause distortion.

ADC DIGITAL FILTERS

The ADC filters perform true 24 bit signal processing to convert the raw multi-bit over sampled data from the ADC to the correct sampling frequency to be output on the digital audio interface. The digital filter path is illustrated in Error! Reference source not found..




Figure 10 ADC Digital Filter Path



The ADC is enabled by the ADCEN register bit.

REGISTER ADDRESS	BIT	LABEL	DEFAULT	DESCRIPTION
R2	0	ADCEN	0	0 = ADC disabled
Power				1 = ADC enabled
management 2				

Table 11 ADC Enable

The polarity of the output signal can also be changed under software control using the ADCPOL register bit.

REGISTER ADDRESS	BIT	LABEL	DEFAULT	DESCRIPTION
R14	0	ADCPOL	0	0=normal
ADC Control				1=inverted

Table 12 ADC Polarity

SELECTABLE HIGH PASS FILTER

A selectable high pass filter is provided. To disable this filter set HPFEN=0. The filter has two modes controlled by HPFAPP. In Audio Mode (HPFAPP=0) the filter is first order, with a cut-off frequency of 3.7Hz. In Application Mode (HPFAPP=1) the filter is second order, with a cut-off frequency selectable via the HPFCUT register. The cut-off frequencies when HPFAPP=1 are shown in Table 14.

REGISTER ADDRESS	BIT	LABEL	DEFAULT	DESCRIPTION
R14	8	HPFEN	1	High Pass Filter Enable
ADC Control				0=disabled
				1=enabled
	7	HPFAPP	0	Select audio mode or application mode
				0=Audio mode (1 st order, fc = ~3.7Hz)
				1=Application mode (2 nd order, fc = HPFCUT)
	6:4	HPFCUT	000	Application mode cut-off frequency
				See Table 14 for details.

Table 13 ADC Filter Select

HPFCUT		FS (KHZ)										
	;	SR=101/1	00	S	R=011/010			SR=001/000				
	8	11.025	12	16	22.05	24	32	44.1	48			
000	82	113	122	82	113	122	82	113	122			
001	102	141	153	102	141	153	102	141	153			
010	131	180	196	131	180	196	131	180	196			
011	163	225	245	163	225	245	163	225	245			
100	204	281	306	204	281	306	204	281	306			
101	261	360	392	261	360	392	261	360	392			
110	327	450	490	327	450	490	327	450	490			
111	408	563	612	408	563	612	408	563	612			

Table 14 High Pass Filter Cut-off Frequencies (HPFAPP=1)

Note that the High Pass filter values (when HPFAPP=1) work on the basis that the SR register bits are set correctly for the actual sample rate as shown in Table 14.



PROGRAMMABLE NOTCH FILTERS

Four programmable notch filters are provided. These filters have a programmable centre frequency and bandwidth, programmable via two coefficients, a0 and a1. a0 and a1 are represented by the register bits NFx_A0[13:0] and NFx_A1[13:0]. Notch Filter 3 can also be programmed as a 1st order low pass filter.

Because these coefficient values require two register writes to set up there is an NFx_UP (Notch Filter Update) flag for each filter which should be set only when both A0 and A1 for the filter have been set.

The notch filters can be individually enabled, using the corresponding NFx_EN register bit, as can be seen in Figure 11.




Figure 11 Labelling of Notch Filters and Arrangement of Notch Filter Enables

The notch filter coefficients must be entered using a sign / magnitude notation.

			0 0	· ·
REGISTER ADDRESS	BIT	LABEL	DEFAULT	DESCRIPTION
R16 Notch Filter 0A	15	NF0_UP 0		Notch filter 0 update. The notch filter 0 values used internally only update when one of the NF0_UP bits is set high.
	14	NF0_EN	0	Notch filter 0 enable: 0=Disabled 1=Enabled
	13:0	NF0_A0	0	Notch filter 0 a0 coefficient
R17 Notch Filter 0B	15	NF0_UP	0	Notch filter 0 update. The notch filter 0 values used internally only update when one of the NF0_UP bits is set high.
	13:0	NF0_A1	0	Notch filter 0 a1 coefficient

Table 15 Notch Filter 0 Function

REGISTER ADDRESS	BIT	LABEL	DEFAULT	DESCRIPTION
R18 Notch Filter 1A	15	NF1_UP	0	Notch filter 1 update. The notch filter 1 values used internally only update when one of the NFU bits is set high.
	14	NF1_EN	0	Notch filter 1 enable. 0=Disabled 1=Enabled
	13:0	NF1_A0	0	Notch filter 1 a0 coefficient
R19 Notch Filter 1B	15	NF1_UP	0	Notch filter 1 update. The notch filter 1 values used internally only update when one of the NFU bits is set high.
	13:0	NF1_A1	0	Notch filter 1 a1 coefficient

Table 16 Notch Filter 1 Function



REGISTER ADDRESS	BIT	LABEL	DEFAULT	DESCRIPTION
R20 Notch Filter 2A	15	NF2_UP	0	Notch filter 2 update. The notch filter 2 values used internally only update when one of the NFU bits is set high.
	14	NF2_EN	0	Notch filter 2 enable. 0=Disabled 1=Enabled
	13:0	NF2_A0	0	Notch filter 2 a0 coefficient
R21 Notch Filter 2B	15	NF2_UP	0	Notch filter 2 update. The notch filter 2 values used internally only update when one of the NFU bits is set high.
	13:0	NF2_A1	0	Notch filter 2 a1 coefficient

Table 17 Notch Filter 2 Function

REGISTER ADDRESS	BIT	LABEL	DEFAULT	DESCRIPTION
R22	15	NF3_UP	0	Notch filter 3 update. The notch filter 3
Notch Filter 3A				values used internally only update when
				one of the NFU bits is set high.
	14	NF3_EN	0	Notch filter 3 enable.
				0=Disabled
				1=Enabled
	13:0	NF3_A0	0	Notch filter 3 a0 coefficient
R23	15	NF3_UP	0	Notch filter 3 update. The notch filter 3
Notch Filter 3B				values used internally only update when
				one of the NFU bits is set high.
	14	NF3_LP	0	Notch filter 3 mode select
				0 = Notch Filter mode
				1 = Low Pass Filter mode
	13:0	NF3_A1	0	Notch filter 3 a1 coefficient

Table 18 Notch Filter 3 Function

The notch filter coefficients must be entered using a sign / magnitude notation.

The MSB of the 14-bit register word (NFx_Ax[13]) is reserved for the sign part, leaving the 13 remaining bits for the magnitude part.

The notch filter coefficients are calculated as follows:

$$a_0 = \frac{1 - \tan(w_b/2)}{1 + \tan(w_b/2)}$$

$$a_1 = -(1 + a_0)\cos(w_0)$$

Where:

$$w_0 = 2\pi f_c / f_s$$

$$w_b = 2\pi f_b / f_s$$

 f_c = centre frequency in Hz, f_b = -3dB bandwidth in Hz, f_s = sample frequency in Hz



The actual register values can be determined from the coefficients as follows:

$$NFn_A0 = -a0 \times 2^{13}$$

$$NFn_A1 = -a1 \times 2^{12}$$

To configure Notch Filter 3 as a 1st order low pass filter, set the NF3_LP bit to 1 and calculate the coefficients as follows:

$$a_0 = 0$$

$$a_1 = \frac{\tan(w_c/2) - 1}{\tan(w_c/2) + 1}$$

Where:

$$w_c = 2\pi f_c / f_s$$

 f_c = cutoff frequency in Hz, f_s = sample frequency in Hz

The actual register values can be determined from the coefficients as follows:

$$NF3_A0 = 0$$

NF3_A1 =
$$-a_1 \times 2^{12}$$

DIGITAL ADC VOLUME CONTROL

The output of the ADCs can be digitally attenuated over a range from -127dB to 0dB in 0.5dB steps. The gain for a given eight-bit code X is given by:

Gain = 0.5 x (x-255) dB for $1 \le x \le 255$, MUTE for x = 0

REGISTER ADDRESS	BIT	LABEL	DEFAULT	DESCRIPTION
R15	7:0	ADCVOL	11111111	ADC Digital Volume Control
ADC Digital		[7:0]	(0dB)	0000 0000 = Digital Mute
Volume				0000 0001 = -127dB
				0000 0010 = -126.5dB
				0.5dB steps up to
				1111 1111 = 0dB

Table 19 ADC Volume

INPUT LIMITER / AUTOMATIC LEVEL CONTROL (ALC)

The WM8940 has an automatic PGA gain control circuit, which can function as an input peak limiter or as an automatic level control (ALC).

The Automatic Level Control (ALC) provides continuous adjustment of the input PGA in response to the amplitude of the input signal. A digital peak detector monitors the input signal amplitude and compares it to a register defined threshold level (ALCLVL).

If the signal is below the threshold, the ALC will increase the gain of the PGA at a rate set by ALCDCY. If the signal is above the threshold, the ALC will reduce the gain of the PGA at a rate set by ALCATK.



The ALC has two modes selected by the ALCMODE register: normal mode and peak limiter mode. The ALC/limiter function is enabled by setting the register bit R32[8] ALCSEL.

REGISTER ADDRESS	BIT	LABEL	DEFAULT	DESCRIPTION
R32 (20h) ALC Control 1	2:0	ALCMIN [2:0]	000 (-12dB)	Set minimum gain of PGA 000 = -12dB 001 = -6dB 010 = 0dB 011 = +6dB 100 = +12dB 101 = +18dB 110 = +24dB 111 = +30dB
	5:3	ALCMAX [2:0]	111 (+35.25dB)	Set Maximum Gain of PGA 111 = +35.25dB 110 = +29.25dB 101 = +23.25dB 100 = +17.25dB 011 = +11.25dB 010 = +5.25dB 001 = -0.75dB 000 = -6.75dB
	8	ALCSEL	0	ALC function select (see Note) 0 = ALC disabled 1 = ALC Enabled
R33 (21h) ALC Control 2	3:0	ALCLVL [3:0]	1011 (-6dB)	ALC target – sets signal level at ADC input 1111 = -1.5dBFS 1110 = -1.5dBFS 1101 = -3dBFS 1100 = -4.5dBFS 1011 = -6dBFS 1010 = -7.5dBFS 1001 = -9dBFS 1000 = -10.5dBFS 0111 = -12dBFS 0110 = -13.5dBFS 0110 = -15dBFS 0101 = -15dBFS 0100 = -16.5dBFS 0001 = -19.5dBFS 0010 = -21dBFS 0000 = -22.5dBFS
	7:4	ALCHLD [3:0]	0000 (0ms)	ALC hold time before gain is increased. 0000 = 0ms 0001 = 2.67ms 0010 = 5.33ms 0011 = 10.66ms 0100 = 21.32ms 0101 = 42.64ms 0110 = 85.28ms 0111 = 0.17s 1000 = 0.34s 1001 = 0.68s 1010 or higher = 1.36s



REGISTER ADDRESS	BIT	LABEL	DEFAULT		DESC	RIPTION	
R34 (22h)	8	ALCMODE	0	Determ	ines the AL	.C mode of	operation:
ALC Control 3						rmal Opera	ation)
					iter mode.		
	7:4	ALCDCY	0011	-	(gain ramp-	up) time	
		[3:0]	(26ms/6dB)	(ALCM	ODE ==0)	Dor CdD	000/ of
					Per step	Per 6dB	90% of range
				0000	410us	3.38ms	23.6ms
				0001	820us	6.56ms	47.2ms
				0010	1.64ms	13.1ms	94.5ms
				·		ith every st	
				or higher	420ms	3.36s	24.2s
			0011		gain ramp-	up) time	
			(5.8ms/6dB)	(ALCM	ODE ==1)		
					Per step	Per 6dB	90% of range
				0000	90.8us	726us	5.23ms
				0001	182us	1.45ms	10.5ms
				0010	363us	2.91ms	20.9ms
				,		ith every st	.,
				1010	93ms	744ms	5.36s
	3:0	ALCATK [3:0]	0010 (3.3ms/6dB)		ack (gain ra ODE == 0)	amp-down)	time
			,	,	Per step	Per 6dB	90% of range
				0000	104us	832us	6ms
				0001	208us	1.66ms	12ms
				0010	416us	3.33ms	24ms
						ith every st	.,
				1010 or higher	106ms	852ms	6.13s
			0010	ALC att	ack (gain ra	amp-down)	time
			(726us/6dB)	(ALCM	ODE == 1)		
					Per step	Per 6dB	90% of range
				0000	22.7us	182.4us	1.31ms
				0001	45.4us	363us	2.62ms
				0010	90.8us	726us	5.23ms
						ith every st	
				1010 or higher		186ms	1.34s
R42 (2Ah)	1	ALCZC	0 (zero cross			ss detectio	n circuit.
ALC Control 4			off)		abled (reco	mmended)	
				1 = Ena	abled		

Table 20 ALC Control Registers

NOTE: The Input PGA Volume register R45 must be written with the INPPGAMUTE bit R45[6] set to 0 before setting ALCSEL bit R32[8] to 1.

When the ALC is disabled, the input PGA remains at the last controlled value of the ALC. An input gain update must be made by writing to the INPPGAVOLL/R register bits.



NORMAL MODE

In normal mode, the ALC will attempt to maintain a constant signal level by increasing or decreasing the gain of the PGA. The following diagram shows an example of this.




Figure 12 ALC Normal Mode Operation

LIMITER MODE

In limiter mode, the ALC will reduce peaks that go above the threshold level, but will not increase the PGA gain beyond the starting level. The starting level is the PGA gain setting when the ALC is enabled in limiter mode. If the ALC is started in limiter mode, this is the gain setting of the PGA at start-up. If the ALC is switched into limiter mode after running in ALC mode, the starting gain will be the gain at switchover. The diagram below shows an example of limiter mode.






Figure 13 ALC Limiter Mode Operation

ATTACK AND DECAY TIMES

The attack and decay times set the update times for the PGA gain. The attack time is the time constant used when the gain is reducing. The decay time is the time constant used when the gain is increasing. In limiter mode, the time constants are faster than in ALC mode. The time constants are shown below in terms of a single gain step, a change of 6dB and a change of 90% of the PGAs gain range.

Note that, these times will vary slightly depending on the sample rate used (specified by the SR register).

NORMAL MODE

ALCMODE = 0 (Normal Mode)								
		Attack Time (s)						
ALCATK	t _{ATK}	t _{ATK6dB}	t _{ATK90%}					
0000	104µs	832µs	6ms					
0001	208µs	1.66ms	12ms					
0010	416µs	3.33ms	24ms					
0011	832µs	6.66ms	48ms					
0100	1.66ms	13.3ms	96ms					
0101	3.33ms	26.6ms	192ms					
0110	6.66ms	53.2ms	384ms					
0111	13.3ms	106ms	767ms					
1000	26.6ms	213.2ms	1.53s					
1001	53.2ms	426ms	3.07s					
1010	106ms	852ms	6.13s					



ALCMODE = 0 (Normal Mode)			
	Decay Time (s)		
ALCDCY	t _{DCY}	t _{DCY6dB}	t _{DCY90%}
0000	410µs	3.28ms	23.6ms
0001	820µs	6.56ms	47.2ms
0010	1.64ms	13.1ms	94.5ms
0011	3.28ms	26.2ms	189ms
0100	6.56ms	52.5ms	378ms
0101	13.1ms	105ms	756ms
0110	26.2ms	210ms	1.51s
0111	52.5ms	420ms	3.02s
1000	105ms	840ms	6.05s
1001	210ms	1.68s	12.1s
1010	420ms	3.36s	24.2s

Table 21 ALC Normal Mode (Attack and Decay times)

LIMITER MODE

ALCMODE = 1 (Limiter Mode)			
	Attack Time (s)		
ALCATK	t _{ATKLIM}	t _{ATKLIM6dB}	t _{ATKLIM90%}
0000	22.7µs	182µs	1.31ms
0001	45.4µS	363µs	2.62ms
0010	90.8µS	726µs	5.23ms
0011	182µS	1.45ms	10.5ms
0100	363µS	2.91ms	20.9ms
0101	726µS	5.81ms	41.8ms
0110	1.45ms	11.6ms	83.7ms
0111	2.9ms	23.2ms	167ms
1000	5.81ms	46.5ms	335ms
1001	11.6ms	93ms	669ms
1010	23.2ms	186ms	1.34s

ALCMODE = 1 (Limiter Mode)			
	Attack Time (s)		
ALCDCY	t _{DCYLIM}	t _{DCYLIM6dB}	t _{DCYLIM90%}
0000	90.8µs	726µs	5.23ms
0001	182µS	1.45ms	10.5ms
0010	363µS	2.91ms	20.9ms
0011	726µS	5.81ms	41.8ms
0100	1.45ms	11.6ms	83.7ms
0101	2.91ms	23.2ms	167ms
0110	5.81ms	46.5ms	335ms
0111	11.6ms	93ms	669ms
1000	23.2ms	186ms	1.34s
1001	46.5ms	372ms	2.68s
1010	93ms	744ms	5.36s

Table 22 ALC Limiter Mode (Attack and Decay times)



MINIMUM AND MAXIMUM GAIN

The ALCMIN and ALCMAX register bits set the minimum/maximum gain value that the PGA can be set to whilst under the control of the ALC. This has no effect on the PGA when ALC is not enabled.

REGISTER ADDRESS	BIT	LABEL	DEFAULT	DESCRIPTION
R32	5:3	ALCMAX	111	Set Maximum Gain of PGA
ALC Control 1	2:0	ALCMIN	000	Set minimum gain of PGA

Table 23 ALC Max/Min Gain

In normal mode, ALCMAX sets the maximum boost which can be applied to the signal. In limiter mode, ALCMAX will normally have no effect (assuming the starting gain value is less than the maximum gain specified by ALCMAX) because the maximum gain is set at the starting gain level.

ALCMIN sets the minimum gain value which can be applied to the signal.




Figure 14 ALC Min/Max Gain

ALCMAX	Maximum Gain (dB)
111	35.25
110	29.25
101	23.25
100	17.25
011	11.25
010	5.25
001	-0.75
000	-6.75

Table 24 ALC Max Gain Values



ALCMIN	Minimum Gain (dB)
000	-12
001	-6
010	0
011	6
100	12
101	18
110	24
111	30

Table 25 ALC Min Gain Values

Note that if the ALC gain setting strays outside the ALC operating range, either by starting the ALC outside of the range or changing the ALCMAX or ALCMIN settings during operation, the ALC will immediately adjust the gain to return to the ALC operating range. It is recommended that the ALC starting gain is set between the ALCMAX and ALCMIN limits.

ALC HOLD TIME (NORMAL MODE ONLY)

In Normal mode, the ALC has an adjustable hold time which sets a time delay before the ALC begins its decay phase (gain increasing). The hold time is set by the ALCHLD register.

REGISTER ADDRESS	BIT	LABEL	DEFAULT	DESCRIPTION
R33	7:4	ALCHLD	0000	ALC hold time before gain is increased.
ALC Control 2				

Table 26 ALC Hold Time

If the hold time is exceeded this indicates that the signal has reached a new average level and the ALC will increase the gain to adjust for that new average level. If the signal goes above the threshold during the hold period, the hold phase is abandoned and the ALC returns to normal operation.






Figure 15 ALCLVL






Figure 16 ALC Hold Time

ALCHLD	t _{HOLD} (s)
0000	0
0001	2.67ms
0010	5.34ms
0011	10.7ms
0100	21.4ms
0101	42.7ms
0110	85.4ms
0111	171ms
1000	342ms
1001	684ms
1010	1.37s

Table 27 ALC Hold Time Values

PEAK LIMITER

To prevent clipping when a large signal occurs just after a period of quiet, the ALC circuit includes a limiter function. If the ADC input signal exceeds 87.5% of full scale (–1.16dB), the PGA gain is ramped down at the maximum attack rate (as when ALCATK = 0000), until the signal level falls below 87.5% of full scale. This function is automatically enabled whenever the ALC is enabled.

Note: If ALCATK = 0000, then the limiter makes no difference to the operation of the ALC. It is designed to prevent clipping when long attack times are used.



NOISE GATE (NORMAL MODE ONLY)

When the signal is very quiet and consists mainly of noise, the ALC function may cause "noise pumping", i.e. loud hissing noise during silence periods. The WM8940 has a noise gate function that prevents noise pumping by comparing the signal level at the input pins against a noise gate threshold, NGTH. The noise gate cuts in when:

Signal level at ADC [dBFS] < NGTH [dBFS] + PGA gain [dB] + Mic Boost gain [dB]

This is equivalent to:

Signal level at input pin [dBFS] < NGTH [dBFS]

The PGA gain is then held constant (preventing it from ramping up as it normally would when the signal is quiet).

The table below summarises the noise gate control register. The NGTH control bits set the noise gate threshold with respect to the ADC full-scale range. The threshold is adjusted in 6dB steps. Levels at the extremes of the range may cause inappropriate operation, so care should be taken with set—up of the function. The noise gate only operates in conjunction with the ALC and cannot be used in limiter mode.

REGISTER ADDRESS	BIT	LABEL	DEFAULT	DESCRIPTION
R35 (23h)	2:0	NGTH	000	Noise gate threshold:
ALC Noise Gate				000 = -39dB
Control				001 = -45dB
				010 = -51db
				011 = -57dB
				100 = -63dB
				101 = -69dB
				110 = -75dB
				111 = -81dB
	3	NGATEN	0	Noise gate function enable
				1 = enable
				0 = disable

Table 28 ALC Noise Gate Control

The diagrams below show the response of the system to the same signal with and without noise gate.




Figure 17 ALC Operation Above Noise Gate Threshold




Figure 18 Noise Gate Operation



OUTPUT SIGNAL PATH

The WM8940 output signal paths consist of digital application filters, up-sampling filters, a hi-fi DAC, analogue mixers, speaker and mono output drivers. The digital filters and DAC are enabled by bit DACEN. The mixers and output drivers can be separately enabled by individual control bits (see Analogue Outputs). Thus it is possible to utilise the analogue mixing and amplification provided by the WM8940, irrespective of whether the DACs are running or not.

The WM8940 DAC receives digital input data on the DACDAT pin. The digital filter block processes the data to provide the following functions:

- Digital volume control
- A digital peak limiter.
- Sigma-Delta Modulation

The high performance sigma-delta audio DAC converts the digital data into an analogue signal.




Figure 19 DAC Digital Filter Path

The analogue output from the DAC can then be mixed with the AUX analogue input and the ADC analogue input. The mix is fed to the output drivers, SPKOUTP/N, and MONOOUT.

MONOOUT: can drive a 16Ω or 32Ω headphone or line output or can be a buffered version of VMID (When MONOMUTE=1).

SPKOUTP/N: can drive a 16 Ω or 32 Ω stereo headphone or stereo line output, or an 8 Ω BTL mono speaker.

DIGITAL HI-FI DAC VOLUME CONTROL

The signal volume from each hi-fi DAC can be controlled digitally. The gain and attenuation range is – 127dB to 0dB in 0.5dB steps. The level of attenuation for an eight-bit code X is given by:

 $0.5 \times (X-255)$ dB for $1 \le X \le 255$; MUTE for X = 0

REGISTER ADDRESS	BIT	LABEL	DEFAULT	DESCRIPTION
R11	7:0	DACVOL	11111111	DAC Digital Volume Control
DAC Digital		[7:0]	(0dB)	0000 0000 = Digital Mute
Volume				0000 0001 = -127dB
				0000 0010 = -126.5dB
				0.5dB steps up to
				1111 1111 = 0dB

Table 29 DAC Volume



HI-FI DIGITAL TO ANALOGUE CONVERTER (DAC)

The DAC is enabled by the DACEN register bit.

REGISTER ADDRESS	BIT	LABEL	DEFAULT	DESCRIPTION
R3	0	DACEN	0	DAC enable
Power				0 = DAC disabled
Management 3				1 = DAC enabled

Table 30 DAC Enable

The WM8940 also has a Soft Mute function, which gradually attenuates the volume of the digital signal to zero. When removed, the gain will step back up to the digital gain setting. This function is disabled by default. To play back an audio signal, it must first be disabled by setting the DACMU bit to zero.

REGISTER ADDRESS	BIT	LABEL	DEFAULT	DESCRIPTION
R10	6	DACMU	0	DAC soft mute enable
DAC Control				0 = DACMU disabled
				1 = DACMU enabled

Table 31 DAC Control Register

The digital audio data is converted to over sampled bit streams in the on-chip, true 24-bit digital interpolation filters. The bit stream data enters a multi-bit, sigma-delta DAC, which converts it to a high quality analogue audio signal. The multi-bit DAC architecture reduces high frequency noise and sensitivity to clock jitter.

The DAC output defaults to non-inverted. Setting DACPOL will invert the DAC output phase.

AUTOMUTE

The DAC has an automute function which applies an analogue mute when 1024 consecutive zeros are detected. The mute is released as soon as a non-zero sample is detected. Automute can be enabled using the AMUTE control bit.

REGISTER ADDRESS	BIT	LABEL	DEFAULT	DESCRIPTION
R10	2	AMUTE	0	DAC auto mute enable
DAC Control				0 = auto mute disabled
				1 = auto mute enabled

Table 32 DAC Auto Mute Control Register

DAC OUTPUT LIMITER

The WM8940 has a digital output limiter function. The operation of this is shown in Figure 20. In this diagram the upper graph shows the envelope of the input/output signals and the lower graph shows the gain characteristic.




Figure 20 DAC Digital Limiter Operation

The limiter has a programmable upper threshold which is close to 0dB. Referring to Table 33, in normal operation (LIMBOOST=000 => limit only) signals below this threshold are unaffected by the limiter. Signals above the upper threshold are attenuated at a specific attack rate (set by the LIMATK register bits) until the signal falls below the threshold. The limiter also has a lower threshold 1dB below the upper threshold. When the signal falls below the lower threshold the signal is amplified at a specific decay rate (controlled by LIMDCY register bits) until a gain of 0dB is reached. Both threshold levels are controlled by the LIMLVL register bits. The upper threshold is 0.5dB above the value programmed by LIMLVL and the lower threshold is 0.5dB below the LIMLVL value.

VOLUME BOOST

The limiter has programmable upper gain which boosts signals below the threshold to compress the dynamic range of the signal and increase its perceived loudness. This operates as an ALC function with limited boost capability. The volume boost is from 0dB to +12dB in 1dB steps, controlled by the LIMBOOST register bits.

The output limiter volume boost can also be used as a stand alone digital gain boost when the limiter is disabled.





REGISTER ADDRESS	BIT	LABEL	DEFAULT	DESCRIPTION
R24	8	LIMEN	0	Enable the DAC digital limiter:
DAC digital				0=disabled
limiter control 1				1=enabled
	7:4	LIMDCY	0011	Limiter Decay time (per 6dB gain change)
				for 44.1kHz sampling. Note that these will
				scale with sample rate:
				0000=750us
				0001=1.5ms
				0010=3ms
				0011=6ms
				0100=12ms
				0101=24ms
				0110=48ms
				0111=96ms
				1000=192ms
				1001=384ms
				1010=768ms
				1011 to 1111=1.536s
	3:0	LIMATK	0010	Limiter Attack time (per 6dB gain change)
				for 44.1kHz sampling. Note that these will
				scale with sample rate.
				0000=94us
				0001=188s
				0010=375us
				0011=750us
				0100=1.5ms
				0101=3ms
				0110=6ms
				0111=12ms
				1000=24ms
				1001=48ms
				1010=96ms
Dos	0.4	1.18.41.3.41	222	1011 to 1111=192ms
R25	6:4	LIMLVL	000	Programmable signal threshold level
DAC digital				(determines level at which the limiter
limiter control 2				starts to operate)
				000=-1dB
				001=-2dB
				010=-3dB
				011=-4dB
				100=-5dB
				101 to 111=-6dB



REGISTER ADDRESS	BIT	LABEL	DEFAULT	DESCRIPTION
	3:0	LIMBOOST	0000	Limiter volume boost (can be used as a
				stand alone volume boost when
				LIMEN=0):
				0000 = 0dB
				0001 = +1 dB
				0010 = +2dB
				0011 = +3dB
				0100 = +4dB
				0101 = +5dB
				0110 = +6dB
				0111 = +7dB
				1000 = +8dB
				1001 = +9dB
				1010 = +10dB
				1011 = +11dB
				1100 = +12dB
				1101 to 1111 = reserved

Table 33 DAC Digital Limiter Control

ANALOGUE OUTPUTS

The WM8940 has a single MONO output and two outputs SPKOUTP and SPOUTN for driving a mono BTL speaker. These analogue output stages are supplied from SPKVDD and are capable of driving up to 1V rms signals.

SPKOUTP/SPKOUTN OUTPUTS

The SPKOUT pins can drive a single bridge tied 8Ω speaker or two headphone loads of 16Ω or 32Ω or a line output (see Headphone Output and Line Output sections, respectively). The signal to be output on SKPKOUT comes from the Speaker Mixer circuit and can be any combination of the DAC output, the Bypass path (output of the boost stage) and the AUX input. The SPKOUTP/N volume is controlled by the SPKVOL register bits. Note that gains over 0dB may cause clipping if the signal is large. The SPKMUTE register bit causes the speaker outputs to be muted (the output DC level is driven out). The output pins remains at the same DC level (VMIDOP), so that no click noise is produced when muting or un-muting.

The SPKOUTN pin always drives out an inverted version of the SPKOUTP signal.



REGISTER ADDRESS	BIT	LABEL	DEFAULT	DESCRIPTION
R50 Speaker mixer	5	AUX2SPK	0	Output of auxiliary amplifier to speaker mixer input
control				0 = not selected
				1 = selected
	1	BYP2SPK	0	Bypass path (output of input boost stage) to speaker mixer input
				0 = not selected
				1 = selected
	0	DAC2SPK	0	Output of DAC to speaker mixer input
				0 = not selected
				1 = selected
R54 Bypass path attenuation	8	SPKATTN	0	Attenuation control for bypass path (output of input boost stage) to speaker mixer input
control				0 = 0dB
				1 = -10dB

Table 34 Speaker Mixer Control

REGISTER ADDRESS	BIT	LABEL	DEFAULT	DESCRIPTION
R54	7	SPKZC	0	Speaker Volume control zero cross enable:
Speaker volume control				1 = Change gain on zero cross only
				0 = Change gain immediately
	6	SPKMUTE	1	Speaker output mute enable
				0=Speaker output enabled
				1=Speaker output muted (VMIDOP)
	5:0	SPKVOL	111001	Speaker Volume Adjust
		[5:0]	(0dB)	111111 = +6dB
				111110 = +5dB
				(1.0 dB steps)
				111001=0dB
				000000=-57dB

Table 35 SPKOUT Volume Control

ZERO CROSS TIMEOUT

A zero-cross timeout function is also provided so that if zero cross is enabled on the input or output PGAs the gain will automatically update after a timeout period if a zero cross has not occurred. This is enabled by setting SLOWCLKEN. The timeout period is either 31Hz or 47Hz.

REGISTER ADDRESS	BIT	LABEL	DEFAULT	DESCRIPTION
R7 Additional control	0	SLOWCLKEN	0	Slow clock enable. Used for both the jack insert detect de-bounce circuit and the zero cross timeout. 0 = slow clock disabled 1 = slow clock enabled

Table 36 Timeout Clock Enable Control



MONO MIXER AND OUTPUT

The MONOOUT pin can drive a 16Ω or 32Ω headphone or a line output or be used as a DC reference for a headphone output (see Headphone Output section). It can be selected to drive out any combination of DAC, Bypass (output of input BOOST stage) and AUX. This output is enabled by setting bit MONOEN.

REGISTER ADDRESS	BIT	LABEL	DEFAULT	DESCRIPTION
R56 Mono mixer control	7	MONOATTN	0	Attenuation control for bypass path (output of input boost stage) to mono mixer input 0 = 0dB 1 = -10dB
	6	MONOMUTE	0	0=No mute 1=Output muted. During mute the mono output will output VMID which can be used as a DC reference for a headphone out.
	2	AUX2MONO	0	Output of Auxilary amplifier to mono mixer input: 0 = not selected 1 = selected
	1	BYP2MONO	0	Bypass path (output of input boost stage) to mono mixer input 0 = non selected 1 = selected
	0	DAC2MONO	0	Output of DAC to mono mixer input 0 = not selected 1 = selected

Table 37 Mono Mixer Control

ENABLING THE OUTPUTS

Each analogue output of the WM8940 can be separately enabled or disabled. The analogue mixer associated with each output has a separate enable. All outputs are disabled by default. To save power, unused parts of the WM8940 should remain disabled.

Outputs can be enabled at any time, but it is not recommended to do so when BUFIO is disabled (BUFIOEN=0), as this may cause pop noise (see "POP Minimisation" section).

REGISTER ADDRESS	BIT	LABEL	DEFAULT	DESCRIPTION				
R1	3	BIASEN	0	Analogue amplifiers bias enable				
Power management 1	- - -		0	VMID buffer enable				
R3	7	MONOEN	0	MONOOUT enable				
Power	6	SPKNEN	0	SPKOUTN enable				
management 3	5	SPKPEN	0	SPKOUTP enable				
	3	MONOMIXEN	0	Mono mixer enable				
	2	SPKMIXEN	0	Speaker Mixer enable				
Note: All "Enabl	Note: All "Enable" bits are 1 = ON, 0 = OFF							

Table 38 Output Stages Power Management Control



UNUSED ANALOGUE INPUTS/OUTPUTS

Whenever an analogue input/output is disabled, it remains connected to AVDD/2 through a resistor. This helps to prevent pop noise when the output is re-enabled. The resistance between the voltage buffer and the output pins can be controlled using the VROI control bit. The default impedance is low, so that any capacitors on the outputs can charge up quickly at start-up. If a high impedance is desired for disabled outputs, VROI can then be set to 1, increasing the resistance to about $30k\Omega$.

REGISTER ADDRESS	BIT	LABEL	DEFAULT	DESCRIPTION
R49	0	VROI	0	VREF (AVDD/2) to analogue output resistance
				0: approx 1kΩ
				1: approx 30 kΩ

Table 39 Disabled Outputs to VREF Resistance

A dedicated buffer is available for tying off unused analogue I/O pins as shown in Figure 21. This buffer can be enabled using the BUFIOEN register bit.

Table 40 summarises the tie-off options for the speaker and mono output pins.




Figure 21 Unused Input/Output Pin Tie-off Buffers

MONOEN/ SPKN/PEN	VROI	OUTPUT CONFIGURATION
0	0	1kΩ tieoff to AVDD/2
0	1	30kΩ tieoff to AVDD/2
1	Х	Output enabled (DC level=AVDD/2)

Table 40 Unused Output Pin Tie-off Options



OUTPUT SWITCH

When the device is configured with a 2-wire interface the CSB/GPIO pin can be used as a switch control input to automatically disable the speaker outputs and enable the mono output. As an example when a line is plugged into a jack socket. In this mode, enabled by setting GPIOSEL=001, pin CSB/GPIO switches between mono and speaker outputs (e.g. when pin 12 is connected to a mechanical switch in the headphone socket to detect plug-in). The GPIOPOL bit reverses the polarity of the CSB/GPIO input pin.

Note that the speaker outputs and the mono output must be enabled for this function to work (see Table 41). The CSB/GPIO pin has an internal de-bounce circuit when in this mode in order to prevent the output enables from toggling multiple times due to input glitches. This de-bounce circuit is clocked from a slow clock with period 2^{21} x MCLK, enabled using the SLOWCLKEN register bit.

GPIOPOL	CSB/GPIO	SPKNEN/ SPKPEN	MONOEN	SPEAKER ENABLED	MONO OUTPUT ENABLED
0	0	0	X	No	No
0	0	1	Х	Yes	No
0	1	X	0	No	No
0	1	X	1	No	Yes
1	0	Χ	0	No	No
1	0	X	1	No	Yes
1	1	0	Х	No	No
1	1	1	X	Yes	No

Table 41 Output Switch Operation (GPIOSEL=001)

THERMAL SHUTDOWN

The speaker outputs can drive very large currents. To protect the WM8940 from overheating a thermal shutdown circuit is included. The thermal shutdown can be configured to produce an interrupt when the device reaches approximately 125°C. See General Purpose Input/Output section.

REGISTER ADDRESS	BIT	LABEL	DEFAULT	DESCRIPTION
R49	1	TSDEN	1	Thermal Shutdown Enable
Output control				0 : thermal shutdown disabled
				1 : thermal shutdown enabled

Table 42 Thermal Shutdown

SPEAKER OUTPUT

SPKOUTP/N can differentially drive a mono 8Ω Bridge Tied Load (BTL) speaker as shown below.




Figure 22 Speaker Output Connection



HEADPHONE OUTPUT

The speaker outputs can drive a 16Ω or 32Ω headphone load, either through DC blocking capacitors, or DC coupled without any capacitor.

Headphone Output using DC Blocking Capacitors:

DC Coupled Headphone Output:




Figure 23 Recommended Headphone Output Configurations

When DC blocking capacitors are used, then their capacitance and the load resistance together determine the lower cut-off frequency, f_c . Increasing the capacitance lowers f_c , improving the bass response. Smaller capacitance values will diminish the bass response. Assuming a 16 Ω load and C1 = 220 μ F:

$$f_c = 1 / 2\pi R_L C_1 = 1 / (2\pi \times 16\Omega \times 220\mu F) = 45 Hz$$

In the DC coupled configuration, the headphone "ground" is connected to the MONOOUT pin. The MONOOUT pin can be configured as a DC output driver by setting the MONOMUTE register bit. The DC voltage on MONOOUT in this configuration is equal to the DC offset on the SPROUTP and SPKOUTN pins therefore no DC blocking capacitors are required. This saves space and material cost in portable applications.

It is recommended to connect the DC coupled outputs only to headphones, and not to the line input of another device. Although the built-in short circuit protection will prevent any damage to the headphone outputs, such a connection may be noisy, and may not function properly if the other device is grounded.

MONO OUTPUT

The mono output, can be used as a line output, a headphone output or as a pseudo ground for capless driving of loads by SPKOUT. Recommended external components are shown below.




Figure 24 Recommended Circuit for Line Output

The DC blocking capacitors and the load resistance together determine the lower cut-off frequency, f_c . Assuming a 10 k Ω load and C1 = 1 μ F:

$$f_c = 1 \: / \: 2\pi \; (R_L + R_1) \; C_1 = 1 \: / \: (2\pi \: x \: 10.1 k\Omega \: x \: 1\mu F) = 16 \; Hz$$

Increasing the capacitance lowers f_c , improving the bass response. Smaller values of C1 will diminish the bass response. The function of R1 is to protect the line outputs from damage when used improperly.



DIGITAL AUDIO INTERFACES

The audio interface has four pins:

ADCDAT: ADC data output
 DACDAT: DAC data input
 FRAME: Data alignment clock
 BCLK: Bit clock, for synchronisation

The clock signals BCLK, and FRAME can be outputs when the WM8940 operates as a master, or inputs when it is a slave (see Master and Slave Mode Operation, below).

Four different audio data formats are supported:

- Left justified
- · Right justified
- I²S
- DSP mode A / B

All of these modes are MSB first. They are described in Audio Data Formats, below. Refer to the Electrical Characteristic section for timing information.

MASTER AND SLAVE MODE OPERATION

The WM8940 audio interface may be configured as either master or slave. As a master interface device the WM8940 generates BCLK and FRAME and thus controls sequencing of the data transfer on ADCDAT and DACDAT. To set the device to master mode register bit MS should be set high. In slave mode (MS=0), the WM8940 responds with data to clocks it receives over the digital audio interfaces.

AUDIO DATA FORMATS

In Left Justified mode, the MSB is available on the first rising edge of BCLK following an FRAME transition. The other bits up to the LSB are then transmitted in order. Depending on word length, BCLK frequency and sample rate, there may be unused BCLK cycles before each FRAME transition.




Figure 25 Left Justified Audio Interface (assuming n-bit word length)

In Right Justified mode, the LSB is available on the last rising edge of BCLK before a FRAME transition. All other bits are transmitted before (MSB first). Depending on word length, BCLK frequency and sample rate, there may be unused BCLK cycles after each FRAME transition.




Figure 26 Right Justified Audio Interface (assuming n-bit word length)

In I^2S mode, the MSB is available on the second rising edge of BCLK following a FRAME transition. The other bits up to the LSB are then transmitted in order. Depending on word length, BCLK frequency and sample rate, there may be unused BCLK cycles between the LSB of one sample and the MSB of the next.




Figure 27 I²S Audio Interface (assuming n-bit word length)

In DSP/PCM mode, the left channel MSB is available on either the 1st (Mode B) the 2nd (Mode A) rising edge of BCLK (selectable by FRAMEP) following a rising edge of FRAME. Right channel data immediately follows left channel data. Depending on word length, BCLK frequency and sample rate, there may be unused BCLK cycles between the LSB of the right channel data and the next sample. FRAMEP should be set to 0 in this mode.




Figure 28 DSP/PCM Mode Audio Interface (Mode A, FRAMEP=0)






Figure 29 DSP/PCM Mode Audio Interface (Mode B, FRAMEP=1)

AUDIO INTERFACE CONTROL

The register bits controlling audio format, word length and master / slave mode are summarised below.

Register bit MS selects audio interface operation in master or slave mode. In Master mode BCLK, and FRAME are outputs. The frequency of BCLK and FRAME in master mode are controlled with BCLKDIV. These are divided down versions of master clock. This may result in short BCLK pulses at the end of a frame if there is a non-integer ratio of BCLKs to FRAME clocks.

REGISTER ADDRESS	BIT	LABEL	DEFAULT	DESCRIPTION
R4	9	LOUTR	0	LOUTR control
Audio interface				0=normal
control			1=Input mono channel data output o both left and right channels	
	8	BCP	0	BCLK polarity
				0=normal
				1=inverted
	7	FRAMEP	0	Frame clock polarity (for RJ, LJ and I ² S formats)
				0=normal
				1=inverted
				DSP Mode control
				1 = Configures interface so that MSB is available on 1st BCLK rising edge after FRAME rising edge
				0 = Configures interface so that MSB is available on 2nd BCLK rising edge after FRAME rising edge
	6:5	WL	10	Word length
				00 = 16 bits
				01 = 20 bits
				10 = 24 bits
				11 = 32 bits (see note)
	4:3	FMT	10	Audio interface Data Format Select:
				00=Right Justified
				01=Left Justified
				10=I ² S format
				11= DSP/PCM mode



REGISTER ADDRESS	BIT	LABEL	DEFAULT	DESCRIPTION
	2	DLRSWAP	0	Controls whether DAC data appears in 'right' or 'left' phases of FRAME clock:
				0=DAC data appear in 'left' phase of FRAME
				1=DAC data appears in 'right' phase of FRAME
	1	ALRSWAP	0	Controls whether ADC data appears in 'right' or 'left' phases of FRAME clock:
				0=ADC data appear in 'left' phase of FRAME
				1=ADC data appears in 'right' phase of FRAME
R5	5	WL8	0	8 Bit Word Length Enable
Companding Control				Only recommended for use with companding
				0=Word Length controlled by WL
				1=8 bits

Table 43 Audio Interface Control

Note: Right Justified Mode will only operate with a maximum of 24 bits. If 32-bit mode is selected the device will operate in 24-bit mode.

REGISTER ADDRESS	BIT	LABEL	DEFAULT	DESCRIPTION
R6	8	CLKSEL	1	Controls the source of the clock for all
Clock				internal operation:
generation				0=MCLK
control				1=PLL output
	7:5	MCLKDIV	010	Sets the scaling for either the MCLK or
				PLL clock output (under control of
				CLKSEL)
				000=divide by 1
				001=divide by 1.5
				010=divide by 2
				011=divide by 3
				100=divide by 4
				101=divide by 6
				110=divide by 8
	4.0	DOLLIADIN /	222	111=divide by 12
	4:2 BCLKDIV		000	Configures the BCLK and FRAME output
				frequency, for use when the chip is master over BCLK.
				000=divide by 1 (BCLK=MCLK)
				001=divide by 2 (BCLK=MCLK/2)
				010=divide by 4
				011=divide by 8
				100=divide by 16
				101=divide by 32
				110=reserved
				111=reserved
	0	MS	0	Sets the chip to be master over FRAME and BCLK
				0=BCLK and FRAME clock are inputs
				1=BCLK and FRAME clock are outputs generated by the WM8940 (MASTER)

Table 44 Clock Control



LOOPBACK

Setting the ADC_LOOPBACK or DAC_LOOPBACK register bit enables digital loopback. When the ADC_LOOPBACK bit is set the output data from the ADC audio interface is fed directly into the DAC data input. When the DAC_LOOPBACK bit is set the output data from the DAC audio interface is fed directly to the input of the ADC audio interface.

AUDIO SAMPLE RATES

The WM8940 sample rates for the ADC and the DAC are set using the SR register bits. The cutoffs for the digital filters and the ALC attack/decay times stated are determined using these values and assume a 256fs master clock rate.

If a sample rate that is not explicitly supported by the SR register settings is required then the closest SR value to that sample rate should be chosen, the filter characteristics and the ALC attack, decay and hold times will scale appropriately.

REGISTER ADDRESS	BIT	LABEL	DEFAULT	DESCRIPTION
R7 Additional	3:1	SR	000	Approximate sample rate (configures the coefficients for the internal digital filters):
control				000=48kHz
				001=32kHz
				010=24kHz
				011=16kHz
				100=12kHz
				101=8kHz
				110-111=reserved

Table 45 Sample Rate Control

MASTER CLOCK AND PHASE LOCKED LOOP (PLL)

The WM8940 has an on-chip phase-locked loop (PLL) circuit that can be used to:

- Generate master clocks for the WM8940 audio functions from another external clock, e.g. in telecoms applications.
- Generate an output clock, on pin CSB/GPIO, for another part of the system (derived from an existing audio master clock).

Figure 30 shows the PLL and internal clocking arrangement on the WM8940.

The PLL is enabled or disabled by the PLLEN register bit.

Note: In order to minimise current consumption, the PLL is disabled when the VMIDSEL[1:0] bits are set to 00b. VMIDSEL[1:0] must be set to a value other than 00b to enable the PLL.

	REGISTER ADDRESS	BIT	LABEL	DEFAULT	DESCRIPTION
F	R1	5	PLLEN	0	PLL enable
F	Power				0=PLL off
n	nanagement 1				1=PLL on

Table 46 PLLEN Control Bit






Figure 30 PLL and Clock Select Circuit

The PLL frequency ratio $R = f_2/f_1$ (see Figure 30) can be set using the register bits PLLK and PLLN:

N = int R

 $K = int (2^{24} (R - N))$

N controls the ratio of the division, and K the fractional part.

The PLL output then passes through a fixed divide by 4, and can also be further divided by MCLKDIV[3:0] (see figure 34). The divided clock (SYSCLK) can be used to clock the WM8940 DSP.

REGISTER ADDRESS	BIT	LABEL	DEFAULT	DESCRIPTION
R36 PLL N value	7	PLL_POWERDOWN	0	PLL POWER 0=ON 1=OFF
	6	FRACEN	1	Fractional Divide within the PLL 0=Disabled (Lower Power) 1=Enabled
	5:4	PLLPRESCALE	00	00 = MCLK input multiplied by 2 01 = MCLK input not divided 10 = Divide MCLK by 2 before input to PLL 11 = Divide MCLK by 4 before input to PLL
	3:0	PLLN	1100	Integer (N) part of PLL input/output frequency ratio. Use values greater than 5 and less than 13.
R37 PLL K value 1	5:0	PLLK [23:18]	0Ch	Fractional (K) part of PLL1 input/output frequency ratio (treat as
R38 PLL K Value 2	8:0	PLLK [17:9]	093h	one 24-digit binary number).
R39 PLL K Value 3	8:0	PLLK [8:0]	0E9h	

Table 47 PLL Frequency Ratio Control



INTEGER N DIVISION

The integer division ratio (N) is determined by N[3:0] and must be in the range 5 to 12.

If the PLL frequency is an exact integer (5,6,7,8,9,10,11,12) then FRAC_EN can be set to 0 for low power operation.

INPUT CLOCK (F ₁)	DESIRED PLL OUTPUT (F ₂)	DIVISION REQUIRED (R)	FRACTIONAL DIVISION (K)	INTEGER DIVISION (N)	SDM
11.2896MHz	90.3168MHz	8	0	8	0
12.2880MHz	98.3040MHz	8	0	8	0

Table 48 PLL Modes of Operation (Integer N mode)

FRACTIONAL K MODE

The Fractional K bits provides K[23:0] provide finer divide resolution for the PLL frequency ratio (up to 1/224). If these are used then FRAC_EN must be set. The relationship between the required division R, the fractional division K[23:0] and the integer division N[3:0] is:

$$K = 2^{24} (R - N)$$

where 0 < (R - N) < 1 and K is rounded to the nearest whole number.

EXAMPLE PLL CONFIGURATION:

PLL input clock (f₁) is 12MHz and the required clock (SYSCLK) is 12.288MHz.

R should be chosen to ensure 5 < N < 13. There is a fixed divide by 4 in the PLL and a selectable divider (MCLKDIV[3:0]) after the PLL which should be set to divide by 2 to meet this requirement.

Enabling the divide by 2 sets the required $f_2 = 4 * 2 * 12.288MHz = 98.304MHz$.

$$N = int R = 8$$

$$K = int (2^{24} x (8.192 - 8)) = 3221225 = 3126E9h$$

So N[3:0] will be 8h and K[23:0] will be 3126E9h to produce the desired 98.304MHz clock.

The PLL performs best when f_2 is around 90MHz. Its stability peaks at N=8. Some example settings are shown in Table 49.



MCLK	DESIRED	F2	PRESCALE	POSTSCALE	R	N	К
(MHz)	OUTPUT	(MHz)	DIVIDE	DIVIDE		(Hex)	(Hex)
	(MHz)			(MCLKDIV)			
12	11.2896	90.3168	1	2	7.5264	7	86C226
12	12.2880	98.3040	1	2	8.192	8	3126E9
13	11.2896	90.3168	1	2	6.947446	6	F28BD4
13	12.2880	98.3040	1	2	7.561846	7	8FD525
14.4	11.2896	90.3168	1	2	6.272	6	45A1CA
14.4	12.2880	98.3040	1	2	6.826667	6	D3A06E
19.2	11.2896	90.3168	2	2	9.408	9	6872B0
19.2	12.2880	98.3040	2	2	10.24	Α	3D70A3
19.68	11.2896	90.3168	2	2	9.178537	9	2DB492
19.68	12.2880	98.3040	2	2	9.990243	9	FD809F
19.8	11.2896	90.3168	2	2	9.122909	9	1F76F8
19.8	12.2880	98.3040	2	2	9.929697	9	EE009E
24	11.2896	90.3168	2	2	7.5264	7	86C226
24	12.2880	98.3040	2	2	8.192	8	3126E9
26	11.2896	90.3168	2	2	6.947446	6	F28BD4
26	12.2880	98.3040	2	2	7.561846	7	8FD525
27	11.2896	90.3168	2	2	6.690133	6	BOAC93
27	12.2880	98.3040	2	2	7.281778	7	482296

Table 49 PLL Frequency Examples

COMPANDING

The WM8940 supports A-law and μ -law companding on both transmit (ADC) and receive (DAC) sides. Companding can be enabled on the DAC or ADC audio interfaces by writing the appropriate value to the DAC_COMP or ADC_COMP register bits respectively. If packed mode companding is desired the WL8 register bit is available. It will override the normal audio interface WL bits to give an 8-bit word length. Refer to Table 43 Audio Interface Control for setting the output word length.

REGISTER ADDRESS	BIT	LABEL	DEFAULT	DESCRIPTION
R5	6	DAC_LOOPBACK	0	Digital loopback function
Companding				0=No DAC loopback
control				1=Loopback enabled, DAC audio interface output is fed directly into ADC audio interface input.
	4:3	DAC_COMP	0	DAC decompanding
				00=off
				01=reserved
				10=μ-law
				11=A-law
	2:1	ADC_COMP	0	ADC companding
				00=off
				01=reserved
				10=µ-law
				11=A-law
	0	ADC_LOOPBACK	0	Digital loopback function
				0=No ADC loopback
				1=Loopback enabled, ADC data output is fed directly into DAC data input.

Table 50 Companding Control



Companding involves using a piecewise linear approximation of the following equations (as set out by ITU-T G.711 standard) for data compression:

 μ -law (where μ =255 for the U.S. and Japan):

$$F(x) = \ln(1 + \mu|x|) / \ln(1 + \mu)$$
 $-1 \le x \le 1$

A-law (where A=87.6 for Europe):

$$F(x) = A|x| / (1 + InA)$$
 } for $x \le 1/A$

$$F(x) = (1 + InA|x|) / (1 + InA)$$
 } for $1/A \le x \le 1$

The companded data is also inverted as recommended by the G.711 standard (all 8 bits are inverted for μ -law, all even data bits are inverted for A-law). The data will be transmitted as the first 8 MSB's of data.

Companding converts 13 bits (μ -law) or 12 bits (A-law) to 8 bits using non-linear quantization. The input data range is separated into 8 levels, allowing low amplitude signals better precision than that of high amplitude signals. This is to exploit the operation of the human auditory system, where louder sounds do not require as much resolution as quieter sounds. The companded signal is an 8-bit word containing sign (1-bit), exponent (3-bits) and mantissa (4-bits).

BIT7	BIT[6:4]	BIT[3:0]
SIGN	EXPONENT	MANTISSA

Table 51 8-bit Companded Word Composition




Figure 31 u-Law Companding




Figure 32 A-Law Companding

GENERAL PURPOSE INPUT/OUTPUT

In 2-wire mode, the CSB pin is not required and it can be used as a GPIO pin. In 3 wire mode, the MODE / GPIO can be configured as a GPIO by setting the MODE_GPIO register bit

Whichever pin is used for GPIO, it is controlled from the GPIO control register R8. The GPIOSEL bits allow the chosen pin to be configured to perform a variety of useful tasks as shown in Table 57.

Note that SLOWCLKEN must be enabled when using the jack detect function.

REGISTER ADDRESS	BIT	LABEL	DEFAULT	DESCRIPTION
R8	5:4	OPCLKDIV	00	PLL Output clock division ratio
GPIO				00=divide by 1
control				01=divide by 2
				10=divide by 3
				11=divide by 4
	3	GPIOPOL	0	GPIO Polarity invert
				0=Non inverted
				1=Inverted
	2:0	GPIOSEL	000	CSB/GPIO pin function select:
				000=CSB input
				001= Jack insert detect
				010=Temp ok
				011=Amute active
				100=SYSCLK clock o/p
				101=PLL lock
				110=Reserved
				111=Reserved

Table 52 CSB/GPIO Control



CONTROL INTERFACE

SELECTION OF CONTROL MODE AND 2-WIRE MODE ADDRESS

The control interface can operate as either a 3-wire or 2-wire interface. The MODE pin determines the 2 or 3 wire mode as shown in Table 53.

The WM8940 is controlled by writing to registers through a serial control interface. A control word consists of 24 bits. The first 7 bits (B23 to B16) are address bits that select which control register is accessed. The remaining 16 bits (B15 to B0) are register bits, corresponding to the 16 bits in each control register.

MODE	INTERFACE FORMAT
Low	2 wire
Hi-Z	3 wire
High	3 wire

Table 53 Control Interface Mode Selection

USE OF MODE AS A GPIO PIN IN 3-WIRE MODE

In 3-wire mode, MODE can be used as a GPIO pin. If MODE is being used as a GPIO output, the partner device doesn't have to drive MDE - the pin will be pulled-up internally causing 3-wire mode will be selected. The GPIO function is enabled by setting the MODE_GPIO register bit. The MODE pin can then be controlled using the GPIO register bits as described in Table 52.

To use MODE as a GPIO input, MODE must be undriven or driven high at start-up. Specifically MODE must be high or hi-Z during an initial write to the control interface which sets the MODE_GPIO register bit. After MODE_GPIO has been set, 3-wire mode selection is overridden internally and the MODE pin can be used freely as a GPIO input or output.




Figure 33 Example Usage of MODE Pin to Generate a Clock out in 3-wire Mode

This example shows how the MODE_GPIO register bit interfaces to the MODE pad in the case there MODE is used as a GPIO output. When MODE_GPIO is set, the internal version of MODE is overridden to high and the MODE pin output driver is enabled. The pull up, which is used to default 3-wire mode at start-up, is disabled as a power saving measure. MODE_GPIO cannot be set in 2-wire m-de - this would prevent correct operation of the control interface. Internal timing is arranged to ensure that the override is in place before the pull-up is disabled.



REGISTER ADDRESS	BIT	LABEL	DEFAULT	DESCRIPTION
R8 GPIO control	7	MODE_GPIO	0	Selects MODE as a GPIO pin 0 = MODE is an input. MODE selects 2- wire mode when low and 3-wire mode when high. 1 = MODE can be an input or output under the control of the GPIO control register. Interface operates in 3-wire mode regardless of what happens on the MODE pin.

Table 54 Mode is GPIO Control

Auto-incremental writes are supported in 2 wire and 3 wire modes. This is enabled by default.

REGISTER ADDRESS	BIT	LABEL	DEFAULT	DESCRIPTION
R9	1	AUTOINC	1	Auto-Incremental write enable
Control				0=Auto-Incremental writes disabled
Interface				1=Auto-Incremental writes enabled

Table 55 Control Interface

3-WIRE SERIAL CONTROL MODE

In 3-wire mode, every rising edge of SCLK clocks in one data bit from the SDIN pin. A rising edge on CSB/GPIO latches in a complete control word consisting of the last 16 bits.




Figure 34 3-Wire Serial Control Interface

READBACK IN 3-WIRE MODE

The following two timing diagrams are also supported.




Figure 35 Alternative 3-Wire Serial Control Timing






Figure 36 Alternative 3-Wire Serial Control Timing

A limited number of Readback addresses are provided to enable ALC operation to be monitored and to establish the identity and revision of the device.

REGISTER ADDRESS	BIT	LABEL	DEFAULT	DESCRIPTION
R0	15:0	CHIP_ID		Readback the CHIP ID
Software Reset				
R1 Power Management 1	2:0	DEVICE_REVIS ON		Readback the DEVICE_REVISON

Table 56 Readback Registers

2-WIRE SERIAL CONTROL MODE

The WM8940 supports software control via a 2-wire serial bus. Many devices can be controlled by the same bus, and each device has a unique 7-bit device address (this is not the same as the 7-bit address of each register in the WM8940).

The WM8940 operates as a slave device only. The controller indicates the start of data transfer with a high to low transition on SDIN while SCLK remains high. This indicates that a device address and data will follow. All devices on the 2-wire bus respond to the start condition and shift in the next eight bits on SDIN (7-bit address + Read/Write bit, MSB first). If the device address received matches the address of the WM8940, then the WM8940 responds by pulling SDIN low on the next clock pulse (ACK). If the address is not recognised or the R/W bit is '1' when operating in write only mode, the WM8940 returns to the idle condition and wait for a new start condition and valid address.

During a write, once the WM8940 has acknowledged a correct address, the controller sends the first byte of control data (B23 to B16, i.e. the WM8940 8 bit register address). The WM8940 then acknowledges the first data byte by pulling SDIN low for one clock pulse. The controller then sends the second byte of control data (B15 to B8, i.e. the most significant 8 bits of register data), and the WM8940 acknowledges again by pulling SDIN low for one clock pulse. The controller then sends the third byte of control data (B7 to B0, i.e. the remaining 8 bits of register data), and the WM8940 acknowledges again by pulling SDIN low for one clock pulse.

Transfers are complete when there is a low to high transition on SDIN while SCLK is high. After a complete sequence the WM8940 returns to the idle state and waits for another start condition. If a start or stop condition is detected out of sequence at any point during data transfer (i.e. SDIN changes while SCLK is high), the device jumps to the idle condition.

Error! Objects cannot be created from editing field codes.

Figure 37 2-Wire Serial Control Interface

In 2-wire mode the WM8940 has a fixed device address, 0011010.

RESETTING THE CHIP

The WM8940 can be reset by performing a write of any value to the software reset register (address 0 hex). This will cause all register values to be reset to their default values. In addition to this there is a



Power-On Reset (POR) circuit which ensures that the registers are set to default when the device is powered up.

POWER SUPPLIES

The WM8940 requires four separate power supplies:

AVDD and AGND: Analogue supply, powers all analogue functions except the speaker output and mono output drivers. AVDD can range from 2.5V to 3.6V and has the most significant impact on overall power consumption (except for power consumed in the headphone). A larger AVDD slightly improves audio quality.

SPKVDD and SPKGND: Headphone and Speaker supplies, power the speaker and mono output drivers. SPKVDD can range from 2.5V to 3.6V. SPKVDD can be tied to AVDD, but it requires separate layout and decoupling capacitors to curb harmonic distortion. With a larger SPKVDD, louder headphone and speaker outputs can be achieved with lower distortion. If SPKVDD is lower than AVDD, the output signal may be clipped.

DCVDD: Digital core supply, powers all digital functions except the audio and control interfaces. DCVDD can range from 1.71V to 3.6V, and has no effect on audio quality. The return path for DCVDD is DGND, which is shared with DBVDD.

DBVDD can range from 1.71V to 3.6V. DBVDD return path is through DGND.

It is possible to use the same supply voltage for all four supplies. However, digital and analogue supplies should be routed and decoupled separately on the PCB to keep digital switching noise out of the analogue signal paths.

RECOMMENDED POWER UP/DOWN SEQUENCE

In order to minimise output pop and click noise, it is recommended that the WM8940/WM8941 device is powered up and down using one of the following sequences:

Power Up:

- Turn on external power supplies. Wait for supply voltages to settle.
- 2. Reset internal registers to default state (software reset).
- Enable non-VMID derived bias generator (VMID_OP_EN = 1) and level shifters (LVLSHIFT_EN = 1).
- 4. Enable DAC soft mute (DACMU = 1).
- 5. Select Clock source to MCLK (CLKSEL = 0) and audio mode (Master or Slave).
- 6. Enable Power on Bias Control (POB_CTRL = 1) and VMID soft start (SOFT_START = 1).
- 7. Enable speaker outputs (SPKPEN = 1, SPKNEN = 1) and wait for outputs to settle.
- 8. Set VMIDSEL[1:0] bits for $50k\Omega$ reference string impedance.
- 9. Wait for the VMID supply to settle. *Note 2.
- Enable analogue amplifier bias control (BIASEN = 1) and VMID buffer (BUFIOEN = 1).
 *Notes 1 and 2.
- 11. Disable Power on Bias Control (POB_CTRL = 0) and VMID soft start (SOFT_START = 0).
- 12. Enable DAC (DACEN =1) and Speaker Mixer (SPKMIXEN = 1).
- 13. Enable output of DAC to speaker mixer (DAC2SPK = 1).
- 14. Disable speaker mute (SPKMUTE = 0) and set SPKVOL = -57dB.
- 15. Ramp up the SPKVOL using the following values:
- 16. -27 dB, -21 dB, -15 dB, -13 dB, -11 dB, -9 dB, -8 dB, -7 dB, -6 dB, -5 dB, -4 dB, -3 dB, -2 dB, -1 dB, 0 dB.



17. Disable DAC soft mute (DACMU = 0).

Power Down:

- 1. Enable DAC soft mute (DACMU = 1).
- 2. Enable non-VMID derived bias generator (VMID_OP_EN = 1).
- 3. Enable on Bias Control (POB_CTRL = 1).
- Disable analogue amplifier bias control (BIASEN = 0) and VMID (VMIDSEL[1:0] bits set to OFF).
- 5. Enable Fast VMID Discharge (TOGGLE = 1) to discharge VMID capacitor.
- 6. Wait for VMID capacitor to fully discharge.
- 7. Enable speaker output mute (SPKMUTE = 1).
- Disable DAC (DACEN = 0), speaker mixer (SPKMIX = 0), and speaker outputs (SPKPEN = 0 and SPKNEN = 0).
- 9. Reset all registers to their default state (software reset).
- 10. Turn off external power supply voltages.

Notes:

- This step enables the internal device bias buffer and the VMID buffer for unassigned inputs/outputs. This will provide a startup reference for all inputs and outputs. This will cause the inputs and outputs to ramp towards VMID in a way that is controlled and predictable.
- Choose the value of VMIDSEL bits based on the startup time (VMIDSEL = 10 for the slowest startup, VMIDSEL = 11 for the fastest startup). Startup time is defined by the value of the VMIDSEL bits (the reference impedance) and the external decoupling capacitor on VMID.

In addition to the power on sequence, it is recommended that the zero cross functions are used when changing the volume in the PGAs to avoid any audible pops and clicks.



POWER MANAGEMENT

VMID

The analogue circuitry will not work when VMID is disabled (VMIDSEL[1:0] = 00b). The impedance of the VMID resistor string, together with the decoupling capacitor on the VMID pin will determine the start-up time of the VMID circuit.

REGISTER ADDRESS	BIT	LABEL	DEFAULT	DESCRIPTION
R1	1:0	VMIDSEL	00	Reference string impedance to VMID pin
Power				(determines startup time):
management 1				00=off (open circuit)
				01=50kΩ
				10=250kΩ
				11=5kΩ (for fastest startup)

Table 57 VMID Impedance Control

BIASEN

REGISTER ADDRESS	BIT	LABEL	DEFAULT	DESCRIPTION
R1	3	BIASEN	0	Analogue amplifier bias control
Power				0=Disabled
management 1				1=Enabled

Table 58 BIASEN Control

ESTIMATED SUPPLY CURRENTS

When either the DAC or ADC are enabled it is estimated that approximately 4mA will be drawn from DCVDD when fs=48kHz (This will be lower at lower sample rates). When the PLL is enabled an additional 700 microamps will be drawn from DCVDD.

Table 59 shows the estimated 3.3V AVDD current drawn by various circuits, by register bit.

REGISTER BIT	AVDD CURRENT (MILLIAMPS)
MONOEN	0.2mA
PLLEN	1.4mA (with clocks applied)
MICBEN	0.5mA
BIASEN	0.3mA
BUFIOEN	0.1mA
VMIDSEL	10K=>0.3mA, less than 0.1mA for 100k/500k
BOOSTEN	0.2mA
INPPGAEN	0.2mA
ADCEN	2.6mA
MONOEN	0.2mA
SPKPEN	1mA from SPKVDD
SPKNEN	1mA from SPKVDD
MONOMIXEN	0.2mA
SPKMIXEN	0.2mA
DACEN	1.8mA

Table 59 AVDD Supply Current



POP MINIMISATION

Power-On-Bias Control (POB_CTRL) selects the bias current source for the output stages of the WM8940. 0 selects the VMID derived bias source (normal operation), 1 selects a non-VMID derived source which allows the output amplifiers to be enabled before VMID at start-up. This feature can be used to minimise pops. Once VMID is enabled and has stabilised, POBCTRL should be set to 0.

Register SOFT_START is the enable bit for the VMID soft-start function. Setting the bit to 1 causes charging of the VMID decoupling cap to follow a soft-start profile which minimises pops. This soft-start profile has minimal impact on VMID charge time.

Fast VMID discharge is enabled using TOGGLE. Setting to 1 opens a low impedance discharge path from VMID to GND. This function can be used during power down to reduce the discharge time of the VMID decoupling cap. Must be set to 0 for normal operation.

REGISTER ADDRESS	BIT	LABEL	DEFAULT	DESCRIPTION
R7	6	POB_CTRL	0	Power on Bias Control
Additional				0=normal (current bias based on VMID)
Control				1=Startup (current bias not based on VMID)
	5	SOFT_START	0	VMID Soft Start
				0=disabled
				1=enabled
	4	TOGGLE	0	Fast VMID Discharge
				0=normal
				1=enable (used during power-down)

Table 60 POP Minimisation Control



REGISTER MAP

Default Value (Bin)	1000_1001_0100_0000	0000-0000-0000-0000	0000 0000 0000	0000 0000 0000 0000	0000_0000_0101_0000	0000 0000 0000 0000	0000_0001_0100_0000	0000_0000_0000_0000	0000_0000_0000_0000	0000_0000_0000_0010	0000_0000_0000_0000	0000_0000_1111_1111		0000_0001_0000_0000	0000_0000_1111_1111	0000_0000_0000_0000	0000_0000_0000_0000	0000_0000_0000	0000_0000_0000_0000	0000_0000_0000_0000	0000_0000_0000_0000	0000_0000_0000_0000	0000_0000_0000_0000	0000_0000_0011_0010	0000_0000_0000_0000						0000 0000 0011 1000	0000 0000 0000 1011	0000_0000_0011_0010	0000_0000_0000_0000	0000 0000 0100	0000 0000 0000 1100	0000 0000 1001 0011	0000_0000_1110_1001	0000_0000_0000_0000		0000_0000_0011_0000	0000 0000 0000	0000_0000_0000_0010	0000_01010_0000	0000_0000_0000_0000		0000_0000_0000_0010	0000_0000_0000_0000			0000_0000_0111_1001		0000_0000_0000_0000
B0		EL[1:0]	2:0]	DACEN	0	ADC_LOOPBACK	MS	SLOWCLKEN		0	DACPOL			ADCPOL																									0		0	MICDOINDDGA	5		5:0]		VROI	DACZSPK					DAC2MONO
PB		VMIDSEL[1:0]	ICE_REVISION	0	ALRSWAP	ADC_COMP[1:0]	0		GPIOSEL[2:0]	AUTOINC	0			0										K[3:0])ST[3:0]						ALCMIN[2:0]	ALCLVL[3:0]	rK[3:0]	NGTH[2:0]	ll3·0]	[0:0]			0		ALCZC	MCNONDDCA	S INDIVIDUE		AUX2BOOSTVOL[2:0]		LSDEN	BYP2SPK					BYP2MONO
B2		BUFIOEN	INDDGAEN	SPKMIXEN	DLRSWAP	ADC CC		SR[2:0]		0	AMUTE			0										LIMATK[3:0]	LIMBOOST[3:0]							ALCIV	ALCATK[3:0]		IO: EIN I I Id		1		0		0	ALIYZINDDGA	O LEO	vou[5:0]	AU		0	0			0.[5:0]		AUX2MONO
B3			BIASEN	MONOMIXEN	[1:0]	DAC COMP[1:0]	BCLKDIV[2:0]		GPIOPOL	0	0	0[7:0]		0	0[7:0]																			NGEN		PI I KT23:181			0		0	ALIYMODE	NOVINGE COUNTY	APP CA	0		0	0			SPKVOL[5:0]		0
84			MICBEN	VBUFEN	FMT[1:0]	DAC CC	ı	TOGGLE	JV[1:0]	0	0	DACVOL[7:0]			ADCVOL[7:0]																ALC MAX[2:0]			0	CAI ET1-01	over [: o]	PLLK(17:91	PLLK[8:0]	0		0	c	>		2:0]		0	0					0
B2		i	PLLEN	SPKPEN	1:0]	WL8		SOFT_START	OPCLKDIV[1:0]	0	0			HPFCUT[2:0]										Y[3:0]	LIMLVL[2:0]							D[3:0]	:\[3:0]	0	PI PRESCALEI	י בר ווירס			0		0	c	>		MICP2BOOSTVOL[2:0]		0	AUXZSPK					0
B6	N READ	i i	AUXEN	SPKNEN	WL[1:0]	DAC_LOOPBACK	MCLKDIV[2:0]	POB_CTRL	0	0	SOFTMUTE					(13:0)	[13:0]	[13:0]	[13:0]	[13:0]	[13:0]	[13:0]	- 1	LIMDCY[3:0]							0	ALCHLD[3:0]	ALCDCY[3:0]	0	FRACEN	0			0		0	c	INDEGAMITE	IINT GAMOUE	MIC		0	0			SPKMUTE		MONOMUTE
B7	SITE / CHIP ID C		LVLSHIFT_EN	MONOEN	FRAMEP	0	1	0	MODE_GPIO		0			HPFAPP		NF0_A0[13:0]	NF0_A1[13:0]	NF1_A0[NF1_A1[13:0]	NF2_A0[13:0]	NF2_A1[13:0]	NF3_A0[13:0]	NF3_A1[13:0]	-	0						0			0	PLL_POWERDO WN	0			0		0	c	UNDDG AZO	INFLORE	0		0	0		Ī	SPKZC		MONOATTN
88	RESET ON WI	0	VMID_OP_EN	0	BCP	0	CLKSEL	0	0	0	0	0		HPFEN	0									LIMEN	0						ALCSEL	0	ALCMODE	0	0				0		0	MICRIVEE	10000	0	PGABOOST		0	0			SPKATTN		0
B9	SOTWARE	,	0	0	LOUTR	0	0	0	0	0	0	0		0	0									0	0						0	0	0	0	0	0	0	0	0		0	c	0	0	0		0	0			0		0
B10		,	0 0	0	0	0	0	0	0	0	0	0		0	0									0	0							0	0	0	0	0	0	0	0		0	c	0	0	0		0	0			0		0
B11		4	0	0	0	0	0	0	0	0	0	0		0	0									0	0							0	0	0	Û	0	0	0	0		0	c	0	Þ	0		0	0		Ī	0		0
B12		4	0	0	0	0	0	0	0	0	0	0		0	0									0	0						N[5:0]	0	0	0	C	0	0	0	0		0	c	0	>	0		0	0		Ī	0		0
B13		4	0	0	0	0	0	0	0	0	0	0		0	0									0	0						ALCGA	0	0	0	Û	0	0	0	0		0	c	0	Þ	0		0	0		Ī	0		0
B14		4	0	0	0	0	0	0	0	0	0	0		0	0	NF0_EN	0	NF1_EN	0	NF2_EN	0	NF3_EN	NF3_LP	0	0							0	0	0	C	0	0	0	0		0	c	0	>	0		0	0		Ī	0		0
B15		4	0	0	0	0	0	0	0	0	0	0		0	0	NF0_UP	NF0_UP	NF1_UP	NF1_UP	NF2_UP	NF2_UP	NF3_UP	NF3_UP	0	0							0	0	0	C	0	0	0	0		0	c	0	>	0		0	0		Ī	0		0
Register Name	Software Reset		Power management 1	Power management 3	Audio Interface	Companding control	ock Gen control	Additional control	GPIO Stuff	ontrol Interface	DAC Control	DAC digital Vol	Reserved	ADC Control	ADC Digital Vol	Notch Filter 1	Notch Filter 2	Notch Filter 3	Notch Filter 4	Notch Filter 5	Notch Filter 6	Notch Filter 7	Notch Filter 8	DAC Limiter 1	DAC Limiter 2	Reserved	Reserved	Keserved	Keserved	Reserved	ALC control 1	ALC control 2	ALC control 3	Noise Gate	N I	PLK1	PLL K 2	PLL K 3	Reserved	Reserved	ALC control 4	Reserved	D DGA coin off	Reserved	ADC BOOST ctrl	Reserved	Dutput ctrl	SPK mixer control	Reserved	Reserved	Reserved SPK volume ctrl	Reserved	MONO mixer control
DR Hex	Ť		04 09 09		04 Au	<u>ි</u>		07 Ad	П	ි 60	1	Т	O G		OF AD	10 No	11 No	12 No	13 No							T	Т	T	UL Ke		T	Г		23 No	24 PI			Г	28 Re		T	2B Re			Ì	30 Re	Ť				36 SF	37 Re	38 MC
ADDR Dec H	٥		- ,	ء د	4	25	9	_	8		I	2 2			15 (16	17	18	19	20						П	72	T	67 67		Ī	Г			36		I	Г	П			£4 43			Ī		49			Ť	54 53		П



REGISTER BITS BY ADDRESS

Notes:

- 1. Default values of N/A indicate non-latched data bits (e.g. software reset or volume update bits).
- 2. Register bits marked as "Reserved" should not be changed from the default.

REGISTER ADDRESS	BIT	LABEL	DEFAULT	DESCRIPTION	REFER TO
0 (00h)	[15:0]	RESET / CHIP_ID	N/A	Writing to this register will apply a software reset. Reading from this register will return the device id	Resetting the Chip / Control Interface
1 (01h)	15:9		00	Reserved	
	8	VMID_OP_EN	0	Enables the non-VMID derived bias current generator without enabling the VMID buffer. This bit must be set to 1 if output amplifiers are to be enabled before VMID is active. Once VMID and VMID buffer are enabled this bit can be left set to 0 or left set to 1.	Power Management
	7	LVLSHIFT_EN	0	Enable bit for the level shifters. 1 for normal operation, 0 for standby.	Power Management
	6	AUXEN	0	Auxiliary input buffer enable 0 = OFF 1 = ON	Auxiliary Inputs
	5	PLLEN	0	PLL enable	Master Clock and
				0=PLL off	Phase Locked
				1=PLL on	Loop (PLL)
	4	MICBEN	0	Microphone Bias Enable	Microphone
				0 = OFF (high impedance output)	Biasing Circuit
				1 = ON	
	3	BIASEN	0	Analogue amplifier bias control	Power
				0=Disabled	Management
				1=Enabled	
	2:0	DEVICE_REVIS ION	000	Readback from this register will return the device revision in this position	Control Interface
	2	BUFIOEN	0	Enable bit for the VMID buffer. The VMID buffer is used to maintain a buffered VMID voltage on all analogue input and output pins. 1. for normal operation 0. for standby (where inputs and outputs settle to GND).	Enabling the Outputs
	1:0	VMIDSEL	00	Reference string impedance to VMID pin: $00=$ off (open circuit) $01=$ 50k Ω $10=$ 250k Ω $11=$ 5k Ω	Power Management
2 (02h)	15:5		000h	Reserved	
	4	BOOSTEN	0	Input BOOST enable 0 = Boost stage OFF 1 = Boost stage ON	Input Boost
	3		0	Reserved	
	2	INPPGAEN	0	Input microphone PGA enable 0 = disabled 1 = enabled	Input Signal Path
	1		0	Reserved	
	0	ADCEN	0	ADC Enable Control 0 = ADC disabled 1 = ADC enabled	Analogue to Digital Converter (ADC)
3 (03h)	15:8		00h	Reserved	
3 (0311)	10.0		JUII	1/030140	



REGISTER ADDRESS	BIT	LABEL	DEFAULT	DESCRIPTION	REFER TO
	7	MONOEN	0	MONOOUT enable	Analogue Outputs
				0 = disabled	
				1 = enabled	
	6	SPKNEN	0	SPKOUTN enable	Analogue Outputs
				0 = disabled	
				1 = enabled	
	5	SPKPEN	0	SPKOUTP enable	Analogue Outputs
				0 = disabled	
				1 = enabled	
	4	Reserved	0		
	3	MONOMIXEN	0	Mono Mixer Enable	Analogue Outputs
				0 = disabled	
				1 = enabled	
	2	SPKMIXEN	0	Speaker Mixer Enable	Analogue Outputs
				0 = disabled	
				1 = enabled	
	1		0	Reserved	
	0	DACEN	0	DAC enable	Analogue Outputs
				0 = DAC disabled	
				1 = DAC enabled	
4 (04h)	15:10		00h	Reserved	
	9	LOUTR	0	LOUTR control	Digital Audio
				0=normal	Interfaces
				1=Input mono channel data output on left and right channels	
	8	BCP	0	BCLK polarity	Digital Audio
				0=normal	Interfaces
				1=inverted	
	7	FRAMEP	0	Frame clock polarity	Digital Audio
				0=normal	Interfaces
				1=inverted	
				DSP Mode control	
				1 = Configures the interface so that MSB is available on 1st BCLK rising edge after FRAME rising edge	
				0 = Configures the interface so that MSB is available	
				on 2 nd BCLK rising edge after FRAME rising edge	
	6:5	WL	10	Word length	Digital Audio
				00=16 bits	Interfaces
				01=20 bits	
				10=24 bits	
				11=32 bits	
	4:3	FMT	10	Audio interface Data Format Select:	Digital Audio
				00=Right Justified	Interfaces
				01=Left Justified	
				10=I ² S format	
				11= DSP/PCM mode	
	2	DLRSWAP	0	Controls whether DAC data appears in 'right' or 'left' phases of FRAME clock:	Digital Audio Interfaces
				0=DAC data appear in 'left' phase of FRAME	iiileiiaces
				1=DAC data appear in feit phase of FRAME	
	1	ALRSWAP	0	Controls whether ADC data appears in 'right' or 'left'	Digital Audio
	'	ALNOVAE		phases of FRAME clock:	Interfaces
				0=ADC data appear in 'left' phase of FRAME	



REGISTER ADDRESS	BIT	LABEL	DEFAULT	DESCRIPTION	REFER TO
7.001.00	0		0	Reserved	
5 (05h)	15:7		0000	Reserved	
	6	DAC_LOOPBA CK	0	Digital loopback function 0=No DAC loopback 1=Loopback enabled, DAC data input is fed directly into ADC data output.	Digital Audio Interfaces
	5	WL8	0	8 Bit Word Length for companding 0=Word Length controlled by WL 1=8 bits	Digital Audio Interfaces
	4:3	DAC_COMP	00	DAC companding 00=off 01=reserved 10=µ-law 11=A-law	Digital Audio Interfaces
	2:1	ADC_COMP	00	ADC companding 00=off 01=reserved 10=µ-law 11=A-law	Digital Audio Interfaces
	0	ADC_LOOPBA CK	0	Digital loopback function 0=No ADC loopback 1=Loopback enabled, ADC data output is fed directly into DAC data input.	Digital Audio Interfaces
6 (06h)	15:9		00h	Reserved	
	8	CLKSEL	1	Controls the source of the clock for all internal operation: 0=MCLK 1=PLL output	Digital Audio Interfaces
	7:5	MCLKDIV	010	Sets the scaling for either the MCLK or PLL clock output (under control of CLKSEL) 000=divide by 1 001=divide by 2.5 010=divide by 3 100=divide by 4 101=divide by 6 110=divide by 8 111=divide by 12	Digital Audio Interfaces
	4:2	BCLKDIV	000	Configures the BCLK and FRAME output frequency, for use when the chip is master over BCLK. 000=divide by 1 (BCLK=MCLK) 001=divide by 2 (BCLK=MCLK/2) 010=divide by 4 011=divide by 8 100=divide by 16 101=divide by 32 110=reserved	Digital Audio Interfaces
	0	MS	0	Reserved Sets the chip to be master over FRAME and BCLK 0=BCLK and FRAME clock are inputs 1=BCLK and FRAME clock are outputs generated by	Digital Audio Interfaces
7 (075)	15:7		00000	the WM8940 (MASTER)	
7 (07h)	15:7		00000	Reserved	



0=normal (current bias based on VMID) 1=Startup (current bias not based on VMID) 5 SOFT_START 0 VMID Soft Start 0=disabled 1=enabled 4 TOGGLE 0 Fast VMID Discharge 0=normal 1=enable (used during powerdown) 3:1 SR 000 Approximate sample rate (configures the coefficients for the internal digital filters): 000=48kHz 001=32kHz 010=24kHz 011=16kHz 100=12kHz 110-111=reserved 0 SLOWCLKEN 0 Enables the Timeout Clock for zero cross detection.	POP Minimisation POP Minimisation POP Minimisation Audio Sample Rates
1=Startup (current bias not based on VMID) 5 SOFT_START 0 VMID Soft Start 0=disabled 1=enabled	POP Minimisation Audio Sample
SOFT_START 0 VMID Soft Start 0 = disabled 1 = enabled	POP Minimisation Audio Sample
0=disabled 1=enabled	POP Minimisation Audio Sample
1=enabled 1=enabled 4	Audio Sample
TOGGLE 0 Fast VMID Discharge 0=normal 1=enable (used during powerdown)	Audio Sample
0=normal 1=enable (used during powerdown) 3:1 SR 000 Approximate sample rate (configures the coefficients for the internal digital filters): 000=48kHz 001=32kHz 010=24kHz 011=16kHz 100=12kHz 101=8kHz 110-111=reserved 0 SLOWCLKEN 0 Enables the Timeout Clock for zero cross detection. 8 (08h) 15:8 00h Reserved 7 MODE_GPIO 0 Selects MODE as a GPIO pin	Audio Sample
1=enable (used during powerdown) 3:1 SR 000 Approximate sample rate (configures the coefficients for the internal digital filters): 000=48kHz 001=32kHz 011=16kHz 100=12kHz 101=8kHz 110-111=reserved 0 SLOWCLKEN 0 Enables the Timeout Clock for zero cross detection. 8 (08h) 15:8 00h Reserved 7 MODE_GPIO 0 Selects MODE as a GPIO pin	
3:1 SR 000 Approximate sample rate (configures the coefficients for the internal digital filters): 000=48kHz 001=32kHz 010=24kHz 011=16kHz 100=12kHz 101=8kHz 110-111=reserved 0 SLOWCLKEN 0 Enables the Timeout Clock for zero cross detection. 8 (08h) 15:8 00h Reserved 7 MODE_GPIO 0 Selects MODE as a GPIO pin	
for the internal digital filters): 000=48kHz	
000=48kHz	Rates
001=32kHz	
010=24kHz	
011=16kHz	
100=12kHz	
101=8kHz	
110-111=reserved	
0 SLOWCLKEN 0 Enables the Timeout Clock for zero cross detection. Z T 8 (08h) 15:8 00h Reserved 7 MODE_GPIO 0 Selects MODE as a GPIO pin	
8 (08h) 15:8 00h Reserved 7 MODE_GPIO 0 Selects MODE as a GPIO pin 0	7 0
7 MODE_GPIO 0 Selects MODE as a GPIO pin C	Zero Cross Timeout
0 = MODE is an input. MODE selects 2-wire mode	Control Interface
when low and 3-wire mode when high.	
1 = MODE can be an input or output under the control	
of the GPIO control register. Interface operates in 3-	
wire mode regardless of what happens on the MODE	
pin.	
6 0 Reserved	
	General Purpose
00=divide by 1	Input Output
01=divide by 2	
10=divide by 3	
11=divide by 4	
	General Purpose
o-rem inversed	Input Output
1=Inverted	
	General Purpose
000-005 mput	Input Output
001= Jack insert detect	
010=Temp ok	
011=Amute active	
100=PLL clk o/p	
101=PLL lock	
110=Reserved	
111=Reserved	
9 (09h) 15:2 Reserved	Control leterife
1 AUTOINC 1 Auto-Incremental write enable 0=Auto-Incremental writes disabled	Control Interface
1=Auto-Incremental writes enabled	
0 0 Reserved	
10 (0Ah) 15:7 00 Reserved	



REGISTER ADDRESS	BIT	LABEL	DEFAULT	DESCRIPTION	REFER TO
	6	DACMU	0	DAC soft mute enable	Output Signal
				0 = DACMU disabled	Path
				1 = DACMU enabled	
	5:3		00	Reserved	
	2	AMUTE	0	DAC auto mute enable	Output Signal
				0 = auto mute disabled	Path
				1 = auto mute enabled	
	1		0	Reserved	
	0	DACPOL	0	DAC Polarity Invert	Output Signal
				0 = No inversion	Path
				1 = DAC output inverted	
11 (0Bh)	15:8		00h	Reserved	
	7:0	DACVOL	11111111	DAC Digital Volume Control	Output Signal
				0000 0000 = Digital Mute	Path
				0000 0001 = -127dB	
				0000 0010 = -126.5dB	
				0.5dB steps up to	
				1111 1111 = 0dB	
12 (0Ch)	15:0			Reserved	
13 (0Dh)	15:0			Reserved	
14 (0Eh)	15:9		00h	Reserved	
	8	HPFEN	1	High Pass Filter Enable	Analogue to
				0=disabled	Digital Converter (ADC)
				1=enabled	
	7	HPFAPP	0	Select audio mode or application mode	Analogue to
				0=Audio mode (1 st order, fc = ~3.7Hz)	Digital Converter (ADC)
				1=Application mode (2 nd order, fc = HPFCUT)	
	6:4	HPFCUT	000	Application mode cut-off frequency	Analogue to
				See Table 14 for details.	Digital Converter (ADC)
	3:1		00	Reserved	,
	0	ADCPOL	0	ADC Polarity	Analogue to
				0=normal	Digital Converter
				1=inverted	(ADC)
15 (0Fh)	15:8		00h	Reserved	
	7:0	ADCVOL	11111111	ADC Digital Volume Control	Analogue to
				0000 0000 = Digital Mute	Digital Converter
				0000 0001 = -127dB	(ADC)
				0000 0010 = -126.5dB	
				0.5dB steps up to	
				1111 1111 = 0dB	
16 (10h)	15	NF0_UP	0	Notch filter 0 update. The notch filter 0 values used	Analogue to
				internally only update when one of the NF0_UP bits is set high.	Digital Converter (ADC)
	14	NF0_EN	0	Notch filter 0 enable:	Analogue to
		111 0_211	Ŭ	0=Disabled	Digital Converter
				1=Enabled	(ADC)
	13:0	NF0_A0	0000h	Notch Filter 0 a0 coefficient	Analogue to
		_			Digital Converter
					(ADC)
17 (11h)	15	NF0_UP	0	Notch filter 0 update. The notch filter 0 values used	Analogue to
				internally only update when one of the NF0_UP bits is set high.	Digital Converter (ADC)
	1.4		0	,	(\DO)
	14		0	Reserved	



REGISTER ADDRESS	BIT	LABEL	DEFAULT	DESCRIPTION	REFER TO
	13:0	NF0_A1	0000h	Notch Filter 0 a1 coefficient	Analogue to Digital Converter (ADC)
18 (12h)	15	NF1_UP	internally only update when one of the NFU bits is set [Analogue to Digital Converter (ADC)
	14	NF1_EN	0	Notch Filter 1 enable. 0=Disabled 1=Enabled	Analogue to Digital Converter (ADC)
	13:0	NF1_A0	0000h	Notch Filter 1 a0 coefficient	Analogue to Digital Converter (ADC)
19 (13h)	15	NF1_UP	0	Notch filter 1 update. The notch filter 1 values used internally only update when one of the NFU bits is set high.	Analogue to Digital Converter (ADC)
	14		0	Reserved	
	13:0	NF1_A1	0000h	Notch Filter 1 a1 coefficient	Analogue to Digital Converter (ADC)
20 (14h)	15	NF2_UP	0	Notch filter 2 update. The notch filter 2 values used internally only update when one of the NFU bits is set high.	Analogue to Digital Converter (ADC)
	14	NF2_EN	0	Notch Filter 2 enable. 0=Disabled 1=Enabled	Analogue to Digital Converter (ADC)
	13:0	NF2_A0	0000h	Notch Filter 2 a0 coefficient	Analogue to Digital Converter (ADC)
21 (15h)	15	NF2_UP	0	Notch filter 2 update. The notch filter 2 values used internally only update when one of the NFU bits is set high.	Analogue to Digital Converter (ADC)
	14		0	Reserved	
	13:0	NF2_A1	0000h	Notch Filter 2 a1 coefficient	Analogue to Digital Converter (ADC)
22 (16h)	15	NF3_UP	0	Notch filter 3 update. The notch filter 3 values used internally only update when one of the NFU bits is set high.	Analogue to Digital Converter (ADC)
	14	NF3_EN	0	Notch Filter 3 enable. 0=Disabled 1=Enabled	Analogue to Digital Converter (ADC)
	13:0	NF3_A0	0000h	Notch Filter 3 a0 coefficient	Analogue to Digital Converter (ADC)
23 (17h)	15	NF3_UP	0	Notch filter 3 update. The notch filter 3 values used internally only update when one of the NFU bits is set high.	Analogue to Digital Converter (ADC)
	14	NF3_LP	0	Notch Filter 3 mode select 0 = Notch Filter mode 1 = Low Pass Filter mode	Analogue to Digital Converter (ADC)
	13:0	NF3_A1	0000h	Notch Filter 3 a1 coefficient	Analogue to Digital Converter (ADC)
24 (18h)	15:9		00h	Reserved	
	8	LIMEN	0	Enable the DAC digital limiter: 0=disabled 1=enabled	Output Signal Path



DAC Limiter Decay time (per 6dB gain change) for 44.1kHz sampling. Note that these will scale with sample rate: 0000-750us 0010-1.5ms 0010-3ms 0011-6ms 0100-12ms 0100-12ms 0100-12ms 0100-13ms 0100-12ms 0100-12ms 0100-13ms 0101-768ms 0101-768ms 0101-768ms 0101-375us 0001-15ms 0101-375us 0101-375u	REGISTER ADDRESS	BIT	LABEL	DEFAULT	DESCRIPTION	REFER TO
3:0	24 (18h)	7:4	LIMDCY	0011	44.1kHz sampling. Note that these will scale with sample rate: 0000=750us 0001=1.5ms 0010=3ms 0011=6ms 0100=12ms 0101=24ms 0110=48ms 0111=96ms 1000=192ms 1001=384ms 1010=768ms	
6:4 LIMLVL 000 DAC Limiter Programmable signal threshold level (determines level at which the limiter starts to operate) 000=-1dB 001=-2dB 010=-3dB 011=-4dB 100=-5dB 101 to 111=-6dB 3:0 LIMBOOST 0000 DAC Limiter volume boost (can be used as a stand alone volume boost when LIMEN=0): 0000=0dB 0001=+1dB 0010=+2dB (1dB steps) 1011=+11dB 1100=+12dB 1100=+12dB 1101 to 1111=reserved 26 (1Ah) 15:0 0000h Reserved 27 (1Bh) 15:0 0000h Reserved 28 (1Ch) 15:0 0000h Reserved		3:0	LIMATK	0010	DAC Limiter Attack time (per 6dB gain change) for 44.1kHz sampling. Note that these will scale with sample rate. 0000=94us 0001=188s 0010=375us 0011=750us 0100=1.5ms 0101=3ms 0110=6ms 0111=12ms 1000=24ms 1001=48ms 1010=96ms	
6:4 LIMLVL 000 DAC Limiter Programmable signal threshold level (determines level at which the limiter starts to operate) 000=-1dB 001=-2dB 010=-3dB 011=-4dB 100=-5dB 101 to 111=-6dB 3:0 LIMBOOST 0000 DAC Limiter volume boost (can be used as a stand alone volume boost when LIMEN=0): 0000=0dB 0001=+1dB 0010=+2dB (1dB steps) 1011=+11dB 1100=+12dB 1100=+12dB 1101 to 1111=reserved 26 (1Ah) 15:0 0000h Reserved 27 (1Bh) 15:0 0000h Reserved 28 (1Ch) 15:0 0000h Reserved	25 (19h)	15:7		000h	Reserved	
alone volume boost when LIMEN=0): 0000=0dB 0001=+1dB 0010=+2dB (1dB steps) 1011=+11dB 1100=+12dB 1101 to 1111=reserved 26 (1Ah) 15:0 0000h Reserved 27 (1Bh) 15:0 0000h Reserved 28 (1Ch) 15:0 0000h Reserved				000	DAC Limiter Programmable signal threshold level (determines level at which the limiter starts to operate) 000=-1dB 001=-2dB 010=-3dB 011=-4dB 100=-5dB	Path
27 (1Bh) 15:0 0000h Reserved 28 (1Ch) 15:0 0000h Reserved		3:0	LIMBOOST	0000	alone volume boost when LIMEN=0): 0000=0dB 0001=+1dB 0010=+2dB (1dB steps) 1011=+11dB 1100=+12dB	
27 (1Bh) 15:0 0000h Reserved 28 (1Ch) 15:0 0000h Reserved	26 (1Ah)	15:0		0000h	Reserved	
28 (1Ch) 15:0 0000h Reserved				1		
				1		
30 (1Eh) 15:0 0000h Reserved					Reserved	





REGISTER ADDRESS	ВІТ	LABEL	DEFAULT	DESCRIPTION	REFER TO
31(1Fh)	15:0		0000h	Reserved	
32 (20h)	15:10	ALCGAIN [5:0]	000000	Readback from this register will return the ALC gain in this position	Input Limiter / Automatic Level Control (ALC)
	9		0	Reserved	
	8	ALCSEL	0	ALC function select	Input Limiter /
				0=ALC disabled	Automatic Level
				1=ALC enabled	Control (ALC)
	7:6		00	Reserved	
	5:3	ALCMAX	111	Set Maximum Gain of PGA	Input Limiter / Automatic Level Control (ALC)
	2:0	ALCMIN	000	Set minimum gain of PGA	Input Limiter / Automatic Level Control (ALC)
33 (21h)	15:8		000h	Reserved	
	7:4	ALCHLD	000	ALC hold time before gain is increased.	Input Limiter / Automatic Level Control (ALC)
	3:0	ALCLVL	1011	ALC threshold level. Sets the desired signal level.	Input Limiter / Automatic Level Control (ALC)
34 (22h)	15:9		00h	Reserved	
	8	ALCMODE	0	Determines the ALC mode of operation: 0=Normal mode 1=Limiter mode.	Input Limiter / Automatic Level Control (ALC)
	7:4	ALCDCY	0011	Decay (gain ramp-up) time	Input Limiter / Automatic Level Control (ALC)
	3:0	ALCATK	0010	ALC attack (gain ramp-down) time	Input Limiter / Automatic Level Control (ALC)
35 (23h)	15:4		000h	Reserved	
	3	NGEN	0	Noise gate function enable 1 = enable 0 = disable	Input Limiter / Automatic Level Control (ALC)
	2:0	NGTH	000	Noise gate threshold	Input Limiter / Automatic Level Control (ALC)
36 (24h)	15:8		00h	Reserved	
	7	PLL_POWERD OWN	0	PLL POWER 0=On 1=Off	Master Clock and Phase Locked Loop (PLL)
	6	FRACEN	1	Fractional Divide within the PLL 0=Disabled (Lower Power) 1=Enabled	Master Clock and Phase Locked Loop (PLL)
	5:4	PLLPRESCALE	00	00 = MCLK input multiplied by 2 01 = MCLK input not divided 10 = Divide MCLK by 2 before input to PLL 11 = Divide MCLK by 4 before input to PLL	Master Clock and Phase Locked Loop (PLL)
	3:0	PLLN[3:0]	1100	Integer (N) part of PLL input/output frequency ratio. Use values greater than 5 and less than 13.	Master Clock and Phase Locked Loop (PLL)
37 (25h)	15:6		000h	Reserved	



REGISTER ADDRESS	BIT	LABEL	DEFAULT	DESCRIPTION	REFER TO
	5:0	PLLK[23:18]	001100	Fractional (K) part of PLL1 input/output frequency ratio (treat as one 24-digit binary number).	Master Clock and Phase Locked Loop (PLL)
38 (26h)	15:9		00h	Reserved	
	8:0	PLLK[17:9]	010010011	Fractional (K) part of PLL1 input/output frequency ratio (treat as one 24-digit binary number).	Master Clock and Phase Locked Loop (PLL)
39 (27h)	15:9		00h	Reserved	
	8:0	PLLK[8:0]	011101001	Fractional (K) part of PLL1 input/output frequency ratio (treat as one 24-digit binary number).	Master Clock and Phase Locked Loop (PLL)
40 (28h)	15:0		0000h	Reserved	
41 (29h)	15:0		0000h	Reserved	
42 (2Ah)	15:2		0	Reserved	
	1	ALCZC	0 (zero cross off)	ALC uses zero cross detection circuit. 0 = Disabled (recommended) 1 = Enabled	ALC Control 4
	0		0	Reserved	
42 (2Ph)	15:0		0000h	Reserved	
43 (2Bh) 44 (2Ch)	15:9		000011 00h	Reserved	
44 (2011)	8	MBVSEL	0	Microphone Bias Voltage Control	Input Signal Path
	0	WIBVSEL	O	0 = 0.9 * AVDD 1 = 0.75 * AVDD	input Signal Fatti
	7:4		0h	Reserved	
	3	AUXMODE	0	Auxiliary Input Mode	Input Signal Path
				0 = inverting buffer	,
				1 = mixer (on-chip input resistor bypassed)	
	2	AUX2INPPGA	0	Select AUX amplifier output as input PGA signal source.	Input Signal Path
				0=AUX not connected to input PGA	
				1=AUX connected to input PGA amplifier negative terminal.	
	1	MICN2INPPGA	1	Connect MICN to input PGA negative terminal.	Input Signal Path
				0=MICN not connected to input PGA	
				1=MICN connected to input PGA amplifier negative terminal.	
	0	MICP2INPPGA	0	Connect input PGA amplifier positive terminal to MICP or VMID.	Input Signal Path
				0 = input PGA amplifier positive terminal connected to VMID	
				1 = input PGA amplifier positive terminal connected to MICP through variable resistor string	
45 (2Dh)	15:8		00h	Reserved	
	7	INPPGAZC	0	Input PGA zero cross enable: 0=Update gain when gain register changes	Input Signal Path
				1=Update gain on 1 st zero cross after gain register write.	
	6	INPPGAMUTE	1	Mute control for input PGA:	Input Signal Path
				0=Input PGA not muted, normal operation 1=Input PGA muted (and disconnected from the following input BOOST stage).	



REGISTER ADDRESS	BIT	LABEL	DEFAULT	DESCRIPTION	REFER TO
	5:0	INPPGAVOL	010000	Input PGA volume 000000 = -12dB 000001 = -11.25db	Input Signal Path
				. 010000 = 0dB .	
				111111 = 35.25dB	
46 (2Eh)	15:0		0000h	Reserved	
47 (2Fh)	15:9		00h	Reserved	
	8	PGABOOST	0	Input Boost 0 = PGA output has +0dB gain through input BOOST stage. 1 = PGA output has +20dB gain through input BOOST stage.	Input Signal Path
	7		0	Reserved	
	6:4	MICP2BOOSTVOL	000	Controls the MICP pin to the input boost stage (NB, when using this path set MICP2INPPGA=0): 000=Path disabled (disconnected) 001=-12dB gain through boost stage 010=-9dB gain through boost stage 111=+6dB gain through boost stage	Input Signal Path
	3		0	Reserved	
	2:0	AUX2BOOSTVOL	000	Controls the auxiliary amplifier to the input boost stage: 000=Path disabled (disconnected) 001=-12dB gain through boost stage 010=-9dB gain through boost stage 111=+6dB gain through boost stage	Input Signal Path
48 (30h)	15:0		0000h	Reserved	
49 (31h)	15:2		0000h	Reserved	
	1	TSDEN	1	Thermal Shutdown Enable 0 : thermal shutdown disabled 1 : thermal shutdown enabled	Output Switch
	0	VROI	0	VREF (AVDD/2 or 1.5xAVDD/2) to analogue output resistance 0: approx 1k Ω 1: approx 30 k Ω	Analogue Outputs
50 (32h)	15:6		000h	Reserved	
	5	AUX2SPK	0	Output of auxiliary amplifier to speaker mixer input 0 = not selected 1 = selected	Analogue Outputs
	4:2		000	Reserved	
	1	BYP2SPK	0	Bypass path (output of input boost stage) to speaker mixer input 0 = not selected 1 = selected	Analogue Outputs
	0	DAC2SPK	0	Output of DAC to speaker mixer input 0 = not selected 1 = selected	Analogue Outputs
51 (33h)	15:0		0000h	Reserved	
52 (34h)	15:0		0000h	Reserved	
53 (35h)	15:0		0000h	Reserved	





REGISTER ADDRESS	BIT	LABEL	DEFAULT	DESCRIPTION	REFER TO
54 (36h)	15:9		00h	Reserved	
	8	SPKATTN	0	Attenuation control for bypass path (output of input boost stage) to speaker mixer input $0 = 0 dB$ $1 = -10 dB$	Analogue Outputs
	7	SPKZC	0	Speaker Volume control zero cross enable: 1 = Change gain on zero cross only 0 = Change gain immediately	Analogue Outputs
	6	SPKMUTE	1	Speaker output mute enable 0=Speaker output enabled 1=Speaker output muted (VMIDOP)	Analogue Outputs
	5:0	SPKVOL	111001	Speaker Volume Adjust 111111 = +6dB 111110 = +5dB (1.0 dB steps) 111001=0dB 000000=-57dB	Analogue Outputs
55 (37h)	15:0		0000h	Reserved	
56 (38h)	15:8		00h	Reserved	
	7	MONOATTN	0	Attenuation control for bypass path (output of input boost stage) to mono mixer input 0 = 0dB 1 = -10dB	Analogue Outputs
	6	MONOMUTE	0	MONOOUT Mute Control 0=No mute 1=Output muted. During mute the mono output will output VMID which can be used as a DC reference for a headphone out.	Analogue Outputs
	5:3		0	Reserved	
	2	AUX2MONO	0	Output of Auxiliary amplifier to mono mixer input: 0 = not selected 1 = selected	Analogue Outputs
	1	BYP2MONO	0	Bypass path (output of input boost stage) to mono mixer input 0 = non selected 1 = selected	Analogue Outputs
	0	DAC2MONO	0	Output of DAC to mono mixer input 0 = not selected 1 = selected	Analogue Outputs



DIGITAL FILTER CHARACTERISTICS

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
ADC Filter				•	
Passband	+/- 0.025dB	0		0.454fs	
	-6dB		0.5fs		
Passband Ripple				+/- 0.025	dB
Stopband		0.546fs			
Stopband Attenuation	f > 0.546fs	-60			dB
Group Delay			21/fs		
ADC High Pass Filter					
High Pass Filter Corner	-3dB		3.7		Hz
Frequency	-0.5dB		10.4		
	-0.1dB		21.6		
DAC Filter				•	
Passband	+/- 0.035dB	0		0.454fs	
	-6dB		0.5fs		
Passband Ripple				+/-0.035	dB
Stopband		0.546fs			
Stopband Attenuation	f > 0.546fs	-55			dB
Group Delay			29/fs		

Table 61 Digital Filter Characteristics

TERMINOLOGY

- 1. Stop Band Attenuation (dB) the degree to which the frequency spectrum is attenuated (outside audio band)
- 2. Pass-band Ripple any variation of the frequency response in the pass-band region
- 3. Note that this delay applies only to the filters and does not include additional delays through other digital circuits. See Table 62 for the total delay.

PARAMETER	MIN	TYP	MAX	UNIT
Total Delay (ADC analogue input to digital audio interface output)	28/fs	30/fs	32/fs	fs
Total Delay (Audio interface input to DAC analogue output)	33/fs	35/fs	37/fs	fs


Table 62 Total Group Delay

Note:

1. Wind noise filter is disabled.



DAC FILTER RESPONSES







Figure 38 DAC Digital Filter Frequency Response

Figure 39 DAC Digital Filter Ripple

ADC FILTER RESPONSES







Figure 40 ADC Digital Filter Frequency Response

Figure 41 ADC Digital Filter Ripple



HIGHPASS FILTER

The WM8940 has a selectable digital high pass filter in the ADC filter path. This filter has two modes, audio and applications. In audio mode the filter is a 1st order IIR with a cut-off of around 3.7Hz. In applications mode the filter is a 2nd order high pass filter with a selectable cut-off frequency.







Figure 42 ADC High pass Filter Response, HPFAPP=0

Figure 43 ADC High pass Filter Responses (48kHz), HPFAPP=1, all cut-off settings shown.






Figure 44 ADC High pass Filter Responses (24kHz), HPFAPP=1, all cut-off settings shown.

Figure 45 ADC Highpass Filter Responses (12kHz), HPFAPP=1, all cutoff settings shown.

NOTCH FILTERS AND LOW-PASS FILTER

The WM8940 supports four programmable notch filters. The fourth notch filter can be configured as a low pass filter. The following illustrates three digital notch filters, followed by a single low pass filter in the ADC filter path. Both the centre frequency and -3dB bandwidth are programmable for the notch filters. The cut off frequency is programmable for the low pass filter. The following graphs show the responses of 1) a single notch filter at three chosen centre frequencies, with three bandwidths for each, 2) the low pass filter at three chosen cut off frequencies and 3) the cascade of three notch filters followed by the low pass filter, each with a different centre / cut off frequency with three bandwidths for each.






Figure 46 ADC Notch Filter Responses (48kHz); fc=100Hz, 1kHz, 10kHz; fb = 100Hz, 600Hz, 2kHz




Figure 47 ADC Low Pass Filter Responses (48kHz); fc= 1kHz, 5kHz, 10kHz




Figure 48 Cumulative Notch + Low Pass Filters Responses (48kHz);
NF0 fc = 1kHz; NF1 fc = 5kHz; NF2 fc = 10kHz; LPF fc = 11kHz; fb = 100Hz, 600Hz, 2kHz

NOTCH FILTER WORKED EXAMPLE

The following example illustrates how to calculate the a0 and a1 coefficients for a desired centre frequency and -3dB bandwidth.

 $f_c = 1000 \; Hz$

 $f_b = 100 \; Hz$

 $f_s = 48000 \text{ Hz}$

$$w_0 = 2\pi f_c / f_s = 2\pi x (1000 / 48000) = 0.1308996939 \text{ rads}$$

$$w_b = 2\pi f_b / f_s = 2\pi x (100 / 48000) = 0.01308996939 \text{ rads}$$

$$a_0 = \frac{1 - tan(w_b/2)}{1 + tan(w_b/2)} = \frac{1 - tan(0.013089969\mathbf{9}/2)}{1 + tan(0.013089969\mathbf{9}/2)} = 0.9869949627$$

$$a_1 = -(1 + a_0)\cos(w_0) = -(1 + 0.9869949627)\cos(0.1308996939) = -1.969995945$$

 $NFn_A0 = -a0 \times 2^{13} = -8085$ (rounded to nearest whole number)

 $NFn_A1 = -a1 \times 2^{12} = 8069$ (rounded to nearest whole number)

These values are then converted to a 14-bit sign / magnitude notation:

NFn_A0[13] = 1; NFn_A0[12:0] = 13'h1F95; NFn_A0 = 14'h3F95 = 14'b111111110010101

NFn_A1[13] = 0; NFn_A1[12:0] = 13'h1F85; NFn_A1 = 14'h1F85 = 14'b011111110000101



APPLICATIONS INFORMATION

RECOMMENDED EXTERNAL COMPONENTS





Figure 49 Recommended External Components



PACKAGE DIAGRAM



Symbols		Dii	mensions (n	nm)		
	MIN	NOM	MAX	NOTE		
Α	0.80	0.85	0.90			
A1	0	0.035	0.05			
A3		0.203 REF				
b	0.20	0.25	0.30	1		
D		4.00 BSC				
D2	2.40	2.50	2.60	2		
E		4.00 BSC				
E2	2.40	2.50	2.60	2		
е		0.50 BSC				
G		0.20				
Н		0.10				
L	0.35	0.40	0.45			
Т		0.103				
W	0.15					
	Tolerances of Form and Position					
aaa	0.10					
bbb	0.10					
ccc	0.10					
REF:	JEDEC	, MO-220, VA	ARIATION VO	GGD-8.		

- NOTES:

 1. DIMENSION 5 APPLIES TO METALLIZED TERMINAL AND IS MEASURED BETWEEN 0.15 mm AND 0.30 mm FROM TERMINAL TIP.

 2. FALLS WITHIN JEDEC, MO-220, VARIATION YGGD-8.

 3. ALL DIMENSIONS ARE IN MILLIMETES.

 4. THE TERMINAL #1 IDENTIFIER AND TERMINAL NUMBERING CONVENTION SHALL CONFORM TO JEDEC 95-1 SPP-002.

 5. COPLANARITY APPLIES TO THE EXPOSED HEAT SINK SLUG AS WELL AS THE TERMINALS.

 6. REFER TO APPLICATIONS NOTE WAN, 0148 FOR FURTHER INFORMATION REGARDING PCB FOOTPRINTS AND QFN PACKAGE SOLDERING.

 7. THIS DRAWING IS SUBJECT TO CHANGE WITHOUT NOTICE.



IMPORTANT NOTICE

Contacting Cirrus Logic Support

For all product questions and inquiries, contact a Cirrus Logic Sales Representative. To find one nearest you, go to www.cirrus.com.

For the purposes of our terms and conditions of sale, "Preliminary" or "Advanced" datasheets are non-final datasheets that include but are not limited to datasheets marked as "Target", "Advance", "Product Preview", "Preliminary Technical Data" and/or "Preproduction." Products provided with any such datasheet are therefore subject to relevant terms and conditions associated with "Preliminary" or "Advanced" designations. The products and services of Cirrus Logic International (UK) Limited; Cirrus Logic, Inc.; and other companies in the Cirrus Logic group (collectively either "Cirrus Logic" or "Cirrus") are sold subject to Cirrus Logic's terms and conditions of sale supplied at the time of order acknowledgment, including those pertaining to warranty, indemnification, and limitation of liability. Software is provided pursuant to applicable license terms. Cirrus Logic reserves the right to make changes to its products and specifications or to discontinue any product or service. Customers should therefore obtain the latest version of relevant information from Cirrus Logic to verify that the information is current and complete. Testing and other quality control techniques are utilized to the extent Cirrus Logic deems necessary. Specific testing of all parameters of each device is not necessarily performed. In order to minimize risks associated with customer applications, the customer must use adequate design and operating safeguards to minimize inherent or procedural hazards. Cirrus Logic is not liable for applications assistance or customer product design. The customer is solely responsible for its product design, including the specific manner in which it uses Cirrus Logic components, and certain uses or product designs may require an intellectual property license from a third party. Customers are responsible for overall system design, and system security. While Cirrus Logic is confident in the performance capabilities of its components, it is not possible to provide an absolute guarantee that they will deliver the outcomes or results envisaged by each of our customers. Features and operations described herein are for illustrative purposes only and do not constitute a suggestion or instruction to adopt a particular product design or a particular mode of operation for a Cirrus Logic component.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). CIRRUS LOGIC PRODUCTS ARE NOT DESIGNED, AUTHORIZED OR WARRANTED FOR USE IN PRODUCTS SURGICALLY IMPLANTED INTO THE BODY, AUTOMOTIVE SAFETY OR SECURITY DEVICES, NUCLEAR SYSTEMS, LIFE SUPPORT PRODUCTS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF CIRRUS LOGIC PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK AND CIRRUS LOGIC DISCLAIMS AND MAKES NO WARRANTY, EXPRESS, STATUTORY OR IMPLIED, INCLUDING THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR PARTICULAR PURPOSE, WITH REGARD TO ANY CIRRUS LOGIC PRODUCT THAT IS USED IN SUCH A MANNER. IF THE CUSTOMER OR CUSTOMER'S CUSTOMER USES OR PERMITS THE USE OF CIRRUS LOGIC PRODUCTS IN CRITICAL APPLICATIONS, CUSTOMER AGREES, BY SUCH USE, TO FULLY INDEMNIFY CIRRUS LOGIC, ITS OFFICERS, DIRECTORS, EMPLOYEES, DISTRIBUTORS AND OTHER AGENTS FROM ANY AND ALL LIABILITY, INCLUDING ATTORNEYS' FEES AND COSTS, THAT MAY RESULT FROM OR ARISE IN CONNECTION WITH THESE USES.

This document is the property of Cirrus Logic, and you may not use this document in connection with any legal analysis concerning Cirrus Logic products described herein. No license to any technology or intellectual property right of Cirrus Logic or any third party is granted herein, including but not limited to any patent right, copyright, mask work right, or other intellectual property rights. Any provision or publication of any third party's products or services does not constitute Cirrus Logic's approval, license, warranty or endorsement thereof. Cirrus Logic gives consent for copies to be made of the information contained herein only for use within your organization with respect to Cirrus Logic integrated circuits or other products of Cirrus Logic, and only if the reproduction is without alteration and is accompanied by all associated copyright, proprietary and other notices and conditions (including this notice). This consent does not extend to other copying such as copying for general distribution, advertising or promotional purposes, or for creating any work for resale. This document and its information is provided "AS IS" without warranty of any kind (express or implied). All statutory warranties and conditions are excluded to the fullest extent possible. No responsibility is assumed by Cirrus Logic for the use of information herein, including use of this information as the basis for manufacture or sale of any items, or for infringement of patents or other rights of third parties. Cirrus Logic, Cirrus, the Cirrus Logic logo design, and SoundClear are among the trademarks of Cirrus Logic. Other brand and product names may be trademarks or service marks of their respective owners.

Copyright © 2006–2022 Cirrus Logic, Inc. All rights reserved.



REVISION HISTORY

DATE	REV	ORIGINATOR	CHANGES
10/05/10	4.3	ВС	Audio paths diagram updated to correct MONOOUT and SPKOUT paths
26/09/11	4.3	JMacD	Order codes changed from WM8940GEFL/V and WM8940GEFL/RV to WM8940CGEFL/V and WM8940CGEFL/RV to reflect change to copper wire bonding.
26/09/11	4.3	JMacD	Package Drawing changed to DM102.C
09/12/21	4.4	PH	New order codes added, to reflect PCN-2020-141.