


WNM4017

Single N-Channel, 40V,124A,Power MOSFET

<https://www.omnivision-group.com>


V _{DS} (V)	Max.R _{DS(on)} (mΩ)
40	2.2 @ V _{GS} =10V
	3.6 @ V _{GS} =4.5V



PDFN5X6-8L

Description


The WNM4017 is N-Channel enhancement MOS Field Effect Transistor. Uses advanced trench technology and design to provide excellent R_{DS(ON)} with low gate charge. This device is suitable for use in DC-DC conversion, power switch and charging circuit. Standard Product WNM4017 is in compliance with RoHS.



Pin configuration (Top view)

Features

- Trench Technology
- Supper high density cell design
- Low ON resistance
- Low Threshold Voltage
- Package PDFN5X6-8L



WLSI = Company Code
 4017 = Device Code
 NS = Special Code
 Y = Year
 W = Week(A~z)

Marking

Applications

- DC/DC converters
- Power supply converters circuit
- Load/Power Switching for portable device

Device	Package	Shipping
WNM4017-8/TR	PDFN5X6-8L	5000/Tape&Reel

Order information

Absolute Maximum ratings

Parameter	Symbol	Maximum	Unit
Drain-Source Voltage	V_{DS}	40	V
Gate-Source Voltage	V_{GS}	± 20	
Continuous Drain Current ^a	I_D	$T_C=25^\circ\text{C}$	124
		$T_C=100^\circ\text{C}$	79
Pulsed Drain Current ^c	I_{DM}	324	A
Continuous Drain Current	I_{DSM}	$T_A=25^\circ\text{C}$	40
		$T_A=100^\circ\text{C}$	32
Avalanche Energy $L=0.5\text{mH}$	E_{AS}	308	mJ
Power Dissipation ^b	P_D	$T_C=25^\circ\text{C}$	69
		$T_C=100^\circ\text{C}$	28
Power Dissipation ^d	P_{DSM}	$T_A=25^\circ\text{C}$	7.1
		$T_A=70^\circ\text{C}$	4.6
Operating Junction Temperature	T_J	-55 to 150	$^\circ\text{C}$
Storage Temperature Range	T_{STG}	-55 to 150	$^\circ\text{C}$

Thermal resistance ratings

Single Operation					
Parameter	Symbol	Typical	Maximum	Unit	
Junction-to-Ambient Thermal Resistance ^a	$R_{\theta JA}$	$t \leq 10\text{ s}$	14	17.5	$^\circ\text{C/W}$
		Steady State	41	49	
Junction-to-Case Thermal Resistance	$R_{\theta JC}$	1.3	1.8		


Note:

- a FR-4 board (38mm X 38mm X t1.6mm, 70um Copper) partially covered with copper (645mm² area).
- b The power dissipation P_D is based on $T_{J(MAX)}=150^\circ\text{C}$, using junction-to-case thermal resistance, and is more useful in setting the upper dissipation limit for cases where additional heat sinking is used.
- c Repetitive rating, ~10us pulse width, duty cycle ~1%, keep initial $T_J = 25^\circ\text{C}$, the maximum allowed junction temperature of 150°C .
- d The power dissipation P_{DSM} is based on Junction-to-Ambient thermal resistance $R_{\theta JA}$ $t \leq 10\text{s}$ value and the $T_{J(MAX)}=150^\circ\text{C}$.
- e The static characteristics are obtained using ~380us pulses, duty cycle ~1%.


Electronics Characteristics (Ta=25°C, unless otherwise noted)

Parameter	Symbol	Test Conditions	Min	Typ	Max	Unit
OFF CHARACTERISTICS						
Drain-to-Source Breakdown Voltage	BV_{DSS}	$V_{GS} = 0\text{ V}, I_D = 250\mu\text{A}$	40			V
Zero Gate Voltage Drain Current	I_{DSS}	$V_{DS} = 40\text{ V}, V_{GS} = 0\text{ V}$			1	μA
Gate-to-source Leakage Current	I_{GSS}	$V_{DS} = 0\text{ V}, V_{GS} = \pm 20\text{ V}$			± 100	nA
ON CHARACTERISTICS						
Gate Threshold Voltage	$V_{GS(TH)}$	$V_{GS} = V_{DS}, I_D = 250\mu\text{A}$	1.3	1.8	2.3	V
Drain-to-source On-resistance	$R_{DS(on)}$	$V_{GS} = 10\text{ V}, I_D = 50\text{ A}$		1.7	2.2	m Ω
		$V_{GS} = 4.5\text{ V}, I_D = 50\text{ A}$		2.3	3.6	
CHARGES, CAPACITANCES AND GATE RESISTANCE						
Input Capacitance	C_{ISS}	$V_{GS} = 0\text{ V}, f = 1.0\text{ MHz},$ $V_{DS} = 20\text{ V}$		4540		pF
Output Capacitance	C_{OSS}			760		
Reverse Transfer Capacitance	C_{RSS}			68		
Total Gate Charge	$Q_{G(10V)}$	$V_{GS} = 10\text{ V}, V_{DD} = 20\text{ V},$ $I_D = 50\text{ A}$		67		nC
Total Gate Charge	$Q_{G(4.5V)}$	$V_{GS} = 4.5\text{ V}, V_{DD} = 20\text{ V},$ $I_D = 50\text{ A}$		30		
Gate-to-Source Charge	Q_{GS}	$V_{GS} = 10\text{ V}, V_{DD} = 20\text{ V},$		13.9		
Gate-to-Drain Charge	Q_{GD}	$I_D = 50\text{ A}$		7.7		
Gate Resistance	R_g	$f = 1\text{ MHz}$		1.9		Ω
SWITCHING CHARACTERISTICS						
Turn-On Delay Time	$t_d(ON)$	$V_{DS} = 20\text{ V}, V_{GS} = 10\text{ V},$ $I_D = 50\text{ A}, R_{GEN} = 5\Omega$		8		ns
Rise Time	t_r			50		
Turn-Off Delay Time	$t_d(OFF)$			30		
Fall Time	t_f			10		
BODY DIODE CHARACTERISTICS						
Forward Voltage	V_{SD}	$V_{GS} = 0\text{ V}, I_S = 50\text{ A}$		0.75	1.2	V
Body Diode Reverse Recovery Time	t_{rr}	$I_F = 50\text{ A}, di/dt = 100\text{ A}/\mu\text{s}$		25		ns
Body Diode Reverse Recovery Charge	Q_{rr}	$I_F = 50\text{ A}, di/dt = 100\text{ A}/\mu\text{s}$		13		nC


Typical Characteristics (Ta=25°C, unless otherwise noted)




Output Characteristics ^e




Transfer Characteristics ^e




On-Resistance vs. Drain Current ^e




On-Resistance vs. Gate-to-Source Voltage ^e




On-Resistance vs. Junction Temperature ^e




Threshold Voltage vs. Temperature ^e




Capacitance




Body Diode Forward Voltage^e




Single Pulse power




Safe Operating Area



Gate Charge Characteristics




Transient Thermal Response (Junction-to-Case)




Transient Thermal Response (Junction-to-Ambient)

PACKAGE OUTLINE DIMENSIONS


PDFN5x6-8L




TOP VIEW



BOTTOM VIEW






SIDE VIEW



RECOMMENDED LAND PATTERN (Unit:mm)

Symbol	Dimensions in Millimeters		
	Min.	Typ.	Max.
A	0.90	0.95	1.00
b	0.35	0.40	0.45
c	0.21	0.25	0.34
D	4.80	4.90	5.00
D2	3.82	-	4.11
E	5.90	6.00	6.10
E1	5.70	5.75	5.80
E2	3.18	-	3.54
e	1.27BSC		
K	1.10	-	-
L	0.51	0.61	0.71
L1	-	-	0.10
L2	0.51	0.61	0.71
θ	8°	-	12°

TAPE AND REEL INFORMATION
Reel Dimensions

Tape Dimensions

Quadrant Assignments For PIN1 Orientation In Tape


RD	Reel Dimension	<input type="checkbox"/> 7inch	<input checked="" type="checkbox"/> 13inch
W	Overall width of the carrier tape	<input type="checkbox"/> 8mm	<input checked="" type="checkbox"/> 12mm <input type="checkbox"/> 16mm
P1	Pitch between successive cavity centers	<input type="checkbox"/> 2mm	<input type="checkbox"/> 4mm <input checked="" type="checkbox"/> 8mm
Pin1	Pin1 Quadrant	<input checked="" type="checkbox"/> Q1	<input type="checkbox"/> Q2 <input type="checkbox"/> Q3 <input type="checkbox"/> Q4