


WNMD2171

Dual N-Channel, 20V, 6A, Power MOSFET

www.sh-willsemi.com

| V_{SSS} (V) | Typ R_{SS(on)} (mΩ) |
|----------------------------|------------------------------------|
| 20 | 36@ V _{GS} =4.5V |
| | 38@ V _{GS} =4.0V |
| | 41@ V _{GS} =3.1V |
| | 43@ V _{GS} =2.5V |
| ESD Rating:2000V HBM | |




Descriptions

The WNMD2171 is Dual N-Channel enhancement MOS Field Effect Transistor and connecting the Drains on the circuit board is not required because the Drains of the MOSFET1 and the MOSFET2 are internally connected. Uses advanced trench technology and design to provide excellent R_{SS(ON)} with low gate charge. This device is designed for Lithium-Ion battery protection circuit. The WNMD2171 is available in CSP-4L package. Standard Product WNMD2171 is Pb-free and Halogen-free.

Features

- Trench Technology
- Supper high density cell design
- Excellent ON resistance for higher DC current
- Extremely Low Threshold Voltage
- Small package CSP 4L

CSP 4L



- | | | |
|-------------|----|---------------|
| 1: Source 1 | 71 | = Device Code |
| 2: Gate 1 | Y | = Year |
| 3: Gate 2 | W | = Week (A~Z) |
| 4: Source 2 | | |

Pin configuration (TOP view) & Marking

Order information

Applications

- Lithium-Ion battery protection circuit

| Device | Package | Shipping |
|---------------|---------|----------------|
| WNMD2171-4/TR | CSP 4L | 3000/Reel&Tape |

Electronics Characteristics (Ta=25°C, unless otherwise noted)


| Parameter | Symbol | Test Conditions | Min | Typ | Max | Unit |
|--|----------------------|--|-----|------|-----|------|
| OFF CHARACTERISTICS | | | | | | |
| Source to Source Voltage | V _{SSS} | V _{GS} = 0 V, I _S = 250uA | 20 | | | V |
| Zero Gate Voltage Drain Current | I _{SSS} | V _{SS} =16 V, V _{GS} = 0V TEST CIRCUIT 1 | | | 1 | uA |
| Gate Leakage Current | I _{GSS} | V _{SS} = 0 V, V _{GS} = ±12V TEST CIRCUIT 2 | | | ±10 | uA |
| ON CHARACTERISTICS | | | | | | |
| Gate to Source Cut-off Voltage | V _{GS(off)} | V _{GS} = V _{SS} , I _S = 250uA TEST CIRCUIT 3 | 0.4 | 0.74 | 1.0 | V |
| Source to Source On-state Resistance | R _{SS(on)} | V _{GS} = 4.5V, I _S = 3.0A TEST CIRCUIT 5 | 17 | 36 | 45 | mΩ |
| | | V _{GS} = 4.0V, I _S = 3.0A TEST CIRCUIT 5 | 18 | 38 | 47 | |
| | | V _{GS} = 3.1V, I _S = 3.0A TEST CIRCUIT 5 | 19 | 41 | 54 | |
| | | V _{GS} = 2.5V, I _S = 3.0A TEST CIRCUIT 5 | 21 | 43 | 65 | |
| Forward Transfer Admittance | yfs | V _{SS} = 10 V, I _S = 1.8A TEST CIRCUIT 4 | | 11 | | S |
| CHARGES, CAPACITANCES AND GATE RESISTANCE | | | | | | |
| Input Capacitance | C _{ISS} | V _{GS} = 0 V, f = 1kHz, V _{SS} = 10 V TEST CIRCUIT 7 | | 1210 | | pF |
| Output Capacitance | C _{OSS} | | | 149 | | |
| Reverse Transfer Capacitance | C _{RSS} | | | 135 | | |
| Total Gate Charge | Q _{G(TOT)} | V _{G1S1} = 4.5 V, V _{SS} = 10V, I _S =6A TEST CIRCUIT 9 | | 15.6 | | nC |
| Threshold Gate Charge | Q _{G(TH)} | | | 1.15 | | |
| Gate-to-Source Charge | Q _{GS} | | | 2.8 | | |
| Gate-to-Drain Charge | Q _{GD} | | | 3.8 | | |
| SWITCHING CHARACTERISTICS | | | | | | |
| Turn-On Delay Time | td(ON) | V _{GS} = 4.5 V, V _{SS} =10V, I _S =5.0A, R _G =6Ω TEST CIRCUIT 8 | | 410 | | ns |
| Rise Time | tr | | | 1200 | | |
| Turn-Off Delay Time | td(OFF) | | | 6100 | | |
| Fall Time | tf | | | 3500 | | |
| BODY DIODE CHARACTERISTICS | | | | | | |
| Body Diode Forward Voltage | V _{F(S-S)} | V _{GS} = 0 V, I _F = 1.0A TEST CIRCUIT 6 | | | 1.5 | V |


Absolute Maximum ratings

| Parameter | Symbol | 10 s | Steady State | Unit |
|---|-----------------------|------------|--------------|------|
| Source to Source Voltage ($V_{GS} = 0 \text{ V}$) | V_{SSS} | 20 | ± 12 | V |
| Gate to Source Voltage ($V_{SS} = 0 \text{ V}$) | V_{GSS} | | | |
| Source Current (pulse) ^{Note.c} | $I_{S(\text{pulse})}$ | 60 | A | |
| Source Current (DC) | I_S | 6 | A | |
| Channel Temperature | T_{ch} | 150 | | °C |
| Storage Temperature Range | T_{stg} | -55 to 150 | | °C |





Note.c PW≤10μs, duty cycle≤1%;




Both the FET1 and the FET2 are measured. Test circuits are example of measuring the FET1 side.










TEST CIRCUIT 5 $R_{SS(on)}$
 V_{SS}/I_S

TEST CIRCUIT 6 $V_{F(S-S)}$

When FET1 is measured,
FET2 is added $V_{GS} +4.5\text{ V}$.



TEST CIRCUIT 7
 C_{iss}

 C_{oss}

 C_{rss}

TEST CIRCUIT 8 $t_{d(on)}, t_r, t_{d(off)}, t_f$

 $\tau = 1\ \mu\text{s}$
Duty Cycle $\leq 1\%$

TEST CIRCUIT 9 Q_G



Typical Characteristics (Ta=25°C, unless otherwise noted)






SOURCE TO SOURCE DIODE FORWARD VOLTAGE



FORWARD TRANSFER CHARACTERISTICS



DYNAMIC INPUT CHARACTERISTICS

Package outline dimensions (Unit:um)
CSP 4L

MOSFET 1

S1: Source 1
G1: Gate 1

MOSFET 2

G2: Gate 2
S2: Source 2