

WP3880

### E-mail: market@way-on.com Http://www.way-on.com

### Description

The WP3880 provides complete Li+ charger protection against Input over-voltage, input over-current and thermal shutdown protection is also available. When any of the monitored parameters is over the threshold, the IC turns off the charging current. All protections also have deglitch time against false triggering due to voltage spikes or current transients. The system is positive overvoltage protected up to +30V. Thanks to a very low current consumption, the USB charge is compatible with this integrated component.

The WP3880 provides complete Li+ charger protections, and saves the external MOSFET and Schottky diode for the charger of cell phone's PMIC. This device uses internal PMOS FET, making external devices unnecessary, which reduces the system cost and PCB area of the application board. The above features and small package make the WP3880 an ideal part for cell phones applications. WP3880 is able to instantaneously disconnect the output from the input if the input voltage exceeds the overvoltage threshold. Additional overcurrent protection function allows turning off internal PMOS FET when the charge current limit, which is externally selectable.

The current limit value can be modified with control logic pin to divide it by internal gain, allowing USB100 mA/500mA charging or USB/Wall adapter charging up to overcurrent threshold. At the same time, Li ion Battery voltage is continuously monitored, providing more safety during the charge.

WP3880 provides a negative going flag (FLAG) output, which alerts the system that a fault has occurred as overvoltage (power supply or battery voltage), overcurrent or thermal event.


## Features

- Overvoltage Protection Up to +30V
- □ Fast Turn Off Time
- Very Low Current Consumption/USB Compliant
- □ Li ion Battery Voltage Monitoring
- □ Overvoltage Lockout (OVLO)
- Under-voltage Lockout (UVLO)
- Overcurrent Protection Externally Adjustable (OCP) up to 2.8A
- □ Thermal Shutdown
- □ Shutdown EN and Gain Input Pins
- □ Soft-Start to Eliminate Inrush Current
- □ Alert FLAG Output
- □ Compliance to IEC61000-4-2 (Level 4): 8kV (Contact), 15kV (Air) bypassed with a 1µF or larger capacitor.
- □ ESD Ratings: Machine Model = B; Human Body Model = 2.
- □ Package: DFN8
- Pb-Free Devices


# Applications

- □ USB Devices
- □ Mobile Phones
- □ Peripheral
- Personal Digital Applications
- □ MP3 Players

## **Block Diagram**



# **Pin Configuration**



Pin No.	Name	Туре	Description			
1	IN	POWER	Input Voltage Pin. This pin is connected to the power supply: Wall Adapter or USB. A 1µF low ESR ceramic capacitor, or larger, must be connected betwee this pin and GND.			
2	V <sub>BAT</sub>	INPUT	Li ion Battery voltage sense pin. A serial resistor must be placed between this p and positive pin of the battery pack.			
3	NC	OUTPUT	Not Connected.			
4	ILIM	OUTPUT	Current Limit Pin. This pin provides the reference, based on the internal band-gap voltage reference, to limit the overcurrent, across internal PMOSFE from IN to OUT. A 1% tolerance, or better, resistor shall be used to get the highest accuracy of the overcurrent limit.			
5	EN	INPUT	Enable Mode Pin. The device enters in shutdown mode when this pin is tied this high level. In this case the output is disconnected from the input. The state of pin does not have an impact on the fault detection of the $\overline{FLAG}$ pin.			
6	GS	INPUT	Gain Select Pin. When the GS pin is tied to 0 level, the Overcurrent threshold is defined by llimit setting. See logic table. When GS pin is tied to high, the Overcurrent threshold is set to llimit/GS.			
7	FLAG	OUTPUT	Fault Indication Pin. This pin allows an external system to detect fault condition. The $\overline{FLAG}$ pin goes low when input voltage is below UVLO threshold, exceeds OVLO threshold, charge current from wall adapter to battery exceeds programmed current limit, Li ion Battery voltage (4.3V) is exceeded or internal temperature exceeds thermal shutdown limit. Since the $\overline{FLAG}$ pin is open drain functionality, an external pull-up resistor to Battery must be added (10k $\Omega$ minimum value).			
8	GND	POWER	Ground.			
9	OUT	OUTPUT	Output Voltage Pin. This pin follows IN pin when "no input fault" is detected. The output is disconnected from the Vin power supply when voltage, current or			

## **Absolute Maximum Ratings**

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.

1. Human Body Model, 100pF discharged through a  $1.5k\Omega$  resistor following specification JESD22/A114.

2. Machine Model, 200pF discharged through all pins following specification JESD22/A115.

Parameter	Symbol	Value	Unit
Minimum Voltage (IN to GND)	Vmin <sub>in</sub>	-0.3	V
Minimum Voltage (All others to GND)	Vmin	-0.3	V
Maximum Voltage (IN to GND)	Vmax <sub>in</sub>	30	V
Maximum Voltage (All others to GND)	Vmax	7.0	V
Maximum DC Current from Vin to Vout (PMOS)	Imax	3.4	А
Thermal Resistance, Junction-to-Air (without PCB area)	R <sub>0JA</sub>	190	°C/W
Operating Ambient Temperature Range	TA	-40 to +85	°C
Storage Temperature Range	T <sub>stg</sub>	-65 to +150	°C
Junction Operating Temperature	TJ	150	°C
ESD Withstand Voltage (IEC 61000-4-2)		15 Air, 8.0 Contact	kV
Human Body Model (HBM), Model = 2 (Note 1)	V <sub>esd</sub>	2000	V
Machine Model (MM) Model = B (Note 2)		200	V
Latchup	LU	Class 1	-
Moisture Sensitivity	MSL	Level 1	-

# **Electrical Characteristics**


Min/Max limits values (-40°C <T<sub>A</sub><+85°C) and Vin=+5.0V. Typical values are T<sub>A</sub>=+25°C, unless otherwise noted.


Parameter	Symbol	Conditions	Min	Тур	Max	Unit
Input Voltage Range	Vin		1.2		28	V
Under-voltage Lockout	UVLO	V <sub>in</sub> falls down UVLO threshold	1.75	1.85	1.9	V
Under-voltage Lockout Hysteresis	UVLO <sub>hyst</sub>			80	100	mV
Overvoltage Lockout	OVLO	V <sub>in</sub> rises up OVLO threshold	6.90	7.20	7.50	V
Overvoltage Lockout Hysteresis	OVLO <sub>hyst</sub>			100	150	mV
Vin versus Vout Resistance	R <sub>DS(on)</sub>	V <sub>in</sub> = 5 V, Enable Mode, Load Connected to V <sub>out</sub>		40	90	mΩ
Supply Quiescent Current	ldd	No Load		40	120	μA
Disable Mode	ldd <sub>dis</sub>	$\overline{\rm EN}$ = 1.2V		38	100	μA
Overcurrent Threshold	I <sub>OCP</sub>	Vin = 5V, $\overline{EN}$ = low, Load Connected to V <sub>out</sub> , R <sub>ilim</sub> = 0 ohms, 1A/µs, GS = 0.4V	2.30	2.85	3.40	А

Specifications are subject to change without notice


Overcurrent Response	Ireg	1 A/µs, GS = low, l <sub>lim</sub> = 1.51A		5.0		%
Current Limit Gain	GS <sub>value</sub>	GS = 1.2V		2.55		
Battery Overvoltage Threshold	OV <sub>BAT</sub>	0°C to 85°C	4.3	4.35	4.4	v
Battery Overvoltage Hysteresis	OV <sub>HYS</sub>	0°C to 85°C	100	150	200	mV
VBAT Pin Leakage	VBATLEAK				20	nA
VBAT Deglitch Time	VBATDEG	V <sub>BAT</sub> > OV <sub>BAT</sub>	0.2	2.0	4.0	ms
FLAG Output Low Voltage	Vol <sub>flag</sub>	V <sub>in</sub> > OVLO Sink 1 mA on FLAG pin			400	mV
FLAG Leakage Current	FLAG <sub>leak</sub>	FLAG level = 5V		10		nA
EN Voltage High	Vih	V <sub>in</sub> from 3.3V to 5.25V	1.2			v
EN Voltage Low	Vil	V <sub>in</sub> from 3.3V to 5.25V			0.4	v
EN Leakage Current	EN leak	$\overline{\rm EN}$ = 5.5V or GND		200		nA
GS Voltage High	V <sub>ih</sub>	$V_{\text{in}}$ from 3.3 V to 5.25 V	1.2			v
GS Voltage Low	Vil	$V_{\text{in}}$ from 3.3 V to 5.25 V			0.4	v
GS Leakage Current	GS <sub>leak</sub>	$\overline{\rm EN}$ = 5.5V or GND		200		nA
TIMINGS						
Start Up Delay	t <sub>on</sub>	From V <sub>in</sub> > UVLO to V <sub>out</sub> = 0.8xV <sub>in</sub>	15	30	45	ms
FLAG going up Delay	t <sub>start</sub>	From $V_{out} > 0.2xV_{in}$ to $\overline{FLAG} = 1.2V$	15	30	45	ms
Rearming Delay	t <sub>REARM</sub>	OCP Active	15	30	45	ms
Overcurrent Regulation Time	t <sub>REG</sub>	OCP Active	1.2	1.8	3.0	ms
Output Turn Off Time	t <sub>off</sub>	From V <sub>in</sub> > OVLO to V <sub>out</sub> ≤ 0.3V, V <sub>in</sub> increasing from 5V to 8V at 3V/µs.		1.5	5.0	μs
Alert Delay	t <sub>stop</sub>	From V <sub>in</sub> > OVLO to $\overline{FLAG} \le 0.4V$ V <sub>in</sub> increasing from 5V to 8 V at 3 V/µs		1.5		μs
Disable Time	t <sub>dis</sub>	From $\overline{\text{EN}}$ 0.4 to 1.2V to V <sub>out</sub> $\leq$ 0.3V		3.0		μs
Temperature						
Thermal Shutdown Temperature	T <sub>sd</sub>			150		°C
Thermal Shutdown Hysteresis	Tsdhyst			30		°C

NOTE: Electrical parameters are guaranteed by correlation across the full range of temperature.









Battery Overvoltage, Deglitch Time


Overvoltage from 0 to 10V

Vout


/Flag

(c1)/4.1

RL:1.0k 08:29:4



UVLO and Hysteresis



VBAT Threshold and Hysteresis vs. Temperature

VBAT Pin Leakage vs. Temperature

## **Functional Description**

### Operation

The WP3880 is an integrated IC which offers a complete protection of the portable devices during the Li ion battery charge.

First, the input pin is protected up to +30V, protecting the downstream system (charger, transceiver, system...) against the power supply transients such as inrush current or defective functionality. Additional protection level is offered with the overcurrent block which eliminates current peak or opens the charge path if an overcurrent default appears.

More of that, the battery voltage is monitored all along the input power supply is connected, allowing to open charge path if Li ion battery voltage exceeds 4.3V, caused by CCCV charger or battery pack fault.

The integrated pass element (PMOS FET) is sized to support very high charge DC current up to 2.3A. The overcurrent threshold can be externally adjusted with a pull-down resistor and gain select pin is available to divide current limit threshold with internal fixed gain. Allowing to adjust with logic pin the overcurrent threshold if USB/500mA or WA/1.5A is detected, without changing  $R_{ILIM}$  resistor, in example.

Under-voltage, Overvoltage, Overcurrent and thermal faults are signalized thanks to the open drain FLAG pin, by pulling it down.

### Under-voltage Lockout (UVLO)

To ensure proper operation under any conditions, the device has a built-in under-voltage lock out (UVLO) circuit. During Vin positive going slope, the output remains disconnected from input until Vin voltage is above 1.85V plus hysteresis nominal. This circuit has a 80mV hysteresis to provide noise immunity to transient condition.

#### **Overvoltage Lockout (OVLO)**

To protect connected systems on Vout pin from overvoltage, the device has a built-in overvoltage lock out (OVLO) circuit. During overvoltage condition, the output remains disabled as long as the input voltage exceeds this threshold.

FLAG output is tied to low as long as Vin is higher than OVLO. This circuit has a 100mV hysteresis to provide noise immunity to transient conditions.

### FLAG Output

WP3880 provides a FLAG output, which alerts external systems that a fault has occurred.

This pin is tied to low as soon as the OVLO,  $OV_{BAT}$ ,  $I_{OCP}$  or internal temperature thresholds are exceeded and remains Specifications are subject to change without notice page 7 of 12 low until between minimum driving voltage and UVLO threshold. When Vin level recovers normal condition, FLAG is held high. The pin is an open drain output, thus a pull up resistor (typically  $1M\Omega$ – Minimum10 k $\Omega$ ) must be provided to Vcc. FLAG pin is an open drain output, which is able to support 1mA maximum.

### EN Input

To enable normal operation, the EN pin shall be forced to low or connected to ground. A high level on the pin, disconnects OUT pin from IN pin.  $\overline{EN}$  does not overdrive a UVLO or OVLO fault.

#### **Overcurrent Protection (OCP)**

This device integrates the overcurrent protection function, from wall adapter to battery. That means the current across the internal PMOS is regulated and cut when the value, set by external RSEL resistor, exceeds ILIM longer than tREG.


An internal resistor is placed in series with the pin allowing to have a maximum OCP value when I<sub>LIM</sub> pin is directly connected to GND.

By adding external resistors in series with  $I_{LIM}$  and GND, the OCP value is decreased.

An additional logic pin, GS (gain select), is very useful in case of different charge rate is necessary (Wall adapter and USB, for example).

By setting GS to 0.4V, overcurrent thresholds are depending on R select resistor, which is connect between pin 4 and GND. When the GS pin is tied to 1.2V (high logic level) the preselected current limit is divided by 2.55.

Thanks to this option, both fast charge or USB charge authorized with the same device.



Over Current Threshold versus RLIMIT 2.85A Version

Typical RLIM calculation is following:

 $R_{LIM}$  (k $\Omega$ ) = 532 /  $I_{OCP}$  - 180

During overcurrent event, charge area is opened and FLAG output is tied to low, allowing the  $\mu$ Controller to take into account the fault event and then open the charge path.

At power up (accessory is plugged on input pins), the current is limited up to  $I_{LIM}$  during 1.8ms (typical), to allow capacitor charge and limit inrush current. If the  $I_{LIM}$  threshold is exceeded over 1.8ms, the device enter in OCP burst mode until the overcurrent event disappears.

#### VBAT Sense

The connection of the  $V_{BAT}$  pin to the positive connection of the Li ion battery pack allows preventing overvoltage Specifications are subject to change without notice page 8 of 12 transient, greater than 4.35V. In case of wrong charger conditions, the PMOS is then opened, eliminating Battery pack over voltage which could create safety issues and temperature increasing.

The 4.35V comparator has a 150mV built-in hysteresis.

More of that, deglitch function of 2ms is integrated to prevent voltage transients on the Battery voltage. If the battery over voltage condition exceeds deglitch time, the charge path is opened and FLAG pin is tied to low level until the  $V_{BAT}$  is greater than 4.35V-hysteresis.


At wall adapter insertion, and if the battery is fully charged, V<sub>bat</sub> comparator stays locked until battery needs to be recharged (4.2V typ-4.1V min).

A serial resistor has to be placed in series with V<sub>bat</sub> pin and battery connection, with a 200k $\Omega$  recommended value.

#### **PCB Recommendations**

The WP3880 integrates low R<sub>DS(on)</sub> PMOS FET, nevertheless PCB layout rules must be respected to properly evacuate the heat out of the silicon. The DFN PAD1 corresponds to the PMOS drain so must be connected to OUT plane to increase the heat transfer. Of course, in any case, this pad shall be not connected to any other potential.


Following figure shows package thermal resistance of a DFN 2.2×2 mm.



Copper Heat Spreader Area(mm<sup>2</sup>)

#### Internal PMOS FET


WP3880 includes an internal PMOS FET to protect the systems, connected on OUT pin, from positive over-voltage. Regarding electrical characteristics, the R<sub>DSon</sub>, during normal operation, will create low losses on V<sub>out</sub> pin versus Vin, thanks to very low R<sub>DSon</sub>.



Typical R<sub>DS(on)</sub> versus Temperature

#### ESD Tests


WP3880 fully support the IEC61000-4-2, level 4 (Input pin,  $1\mu$ F mounted on board). That means, in Air condition, Vin has a ±15kV ESD protected input. In Contact condition, Vin has ±8kV ESD protected input. Please refer to Figure 15 to see the IEC 61000-4-2 electrostatic discharge waveform.



IEC 61000-4-2 Electrostatic Discharge


# **Application Circuits**

## **Typical Circuit**



\*: This circuit is for reference only.


If you want to change the OVLO voltage, please use the circuit below




## \*NOTE:

Typical OVLO voltage calculation is following:

OVLO=4.35\*(R1+R2)/R2





Size View

Unitimm