

## Surface Mount P-Channel Enhancement Mode MOSFET

**(Pb)** Lead(Pb)-Free

### Features:

\*Super high dense cell design for low  $R_{DS(ON)}$


$R_{DS(ON)} < 60 \text{ m}\Omega @ V_{GS} = -4.5\text{V}$

$R_{DS(ON)} < 80 \text{ m}\Omega @ V_{GS} = -2.5\text{V}$


$R_{DS(ON)} < 105 \text{ m}\Omega @ V_{GS} = -1.8\text{V}$

\*Rugged and Reliable

\*SOT-23 Package



**DRAIN CURRENT**  
- 3.4 AMPERES  
**DRAIN SOURCE VOLTAGE**  
- 20 VOLTAGE



**SOT-23**

## Maximum Ratings (TA=25°C Unless Otherwise Specified)

Rating	Symbol	Value	Unite
Drain-Source Voltage	$V_{DS}$	-20	V
Gate-Source Voltage	$V_{GS}$	$\pm 12$	V
Continuous Drain Current ( $T_J = 125^\circ\text{C}$ ) <sup>(1)</sup>	$I_D$	-3.4	A
Pulsed Drain Current <sup>(2)</sup>	$I_{DM}$	-12	A
Drain-Source Diode Forward Current (1)	$I_S$	-1.25	A
Power Dissipation (1)	$P_D$	1.25	W
Maximax Junction-to-Ambient	$R_{\theta JA}$	100	$^\circ\text{C/W}$
Operating Junction and Storage Temperature Range	$T_J, T_{stg}$	-55 to 150	$^\circ\text{C}$

## Device Marking

WT2301=S01

## Electrical Characteristics (T<sub>A</sub>=25 °C Unless otherwise noted)

Characteristic	Symbol	Min	Typ	Max	Unit
----------------	--------	-----	-----	-----	------

### Static (2)

Drain-Source Breakdown Voltage V <sub>GS</sub> =0V, I <sub>D</sub> =-250 uA	V <sub>(BR)DSS</sub>	-20	-	-	V
Gate-Source Threshold Voltage V <sub>DS</sub> =V <sub>GS</sub> , I <sub>D</sub> =-250 uA	V <sub>GS(th)</sub>	-0.6	-0.85	-1.5	V
Gate-Source Leakage Current V <sub>DS</sub> =0V, V <sub>GS</sub> =±10V	I <sub>GSS</sub>	-	-	±100	nA
Zero Gate Voltage Drain Current V <sub>DS</sub> =-16V, V <sub>GS</sub> =0V	I <sub>DSS</sub>	-	-	1	uA
Drain-Source On-Resistance V <sub>GS</sub> =-4.5V, I <sub>D</sub> =-4.0A V <sub>GS</sub> =-2.5V, I <sub>D</sub> =-2.0A V <sub>GS</sub> =-1.8V, I <sub>D</sub> =-1.0A	r <sub>DS(on)</sub>	-	50 70 95	60 80 105	mΩ
On-State Drain Current V <sub>DS</sub> =-5V, V <sub>GS</sub> =-4.5A	I <sub>D(on)</sub>	-20	-	-	A
Forward Transconductance V <sub>DS</sub> =-5V, I <sub>D</sub> =-5A	g <sub>fs</sub>	5	-	-	S


### Dynamic(3)

Input Capacitance V <sub>DS</sub> =-15V, V <sub>GS</sub> =0V, f=1MHZ	C <sub>iss</sub>	-	926	-	pF
Output Capacitance V <sub>DS</sub> =-15V, V <sub>GS</sub> =0V, f=1MHZ	C <sub>oss</sub>	-	183	-	
Reverse Transfer Capacitance V <sub>DS</sub> =-15V, V <sub>GS</sub> =0V, f=1MHZ	C <sub>rss</sub>	-	141	-	


### Switching (3)

Turn-On Time V <sub>GS</sub> =-4.5V, V <sub>DD</sub> =-10V, I <sub>D</sub> =-1A, R <sub>L</sub> =10 Ω, R <sub>GEN</sub> =6Ω	t <sub>d(on)</sub>	-	13.9	-	nS
Rise Time V <sub>GS</sub> =-4.5V, V <sub>DD</sub> =-10V, I <sub>D</sub> =-1A, R <sub>L</sub> =10 Ω, R <sub>GEN</sub> =6Ω	t <sub>r</sub>	-	17.6	-	nS
Turn-Off Time V <sub>GS</sub> =-4.5V, V <sub>DD</sub> =-10V, I <sub>D</sub> =-1A, R <sub>L</sub> =10 Ω, R <sub>GEN</sub> =6Ω	t <sub>d(off)</sub>	-	87.7	-	nS
Fall Time V <sub>GS</sub> =-4.5V, V <sub>DD</sub> =-10V, I <sub>D</sub> =-1A, R <sub>L</sub> =10 Ω, R <sub>GEN</sub> =6Ω	t <sub>f</sub>	-	53.9	-	nS
Total Gate Charge V <sub>DS</sub> =-10V, I <sub>D</sub> =-3A, V <sub>GS</sub> =-4.5V	Q <sub>g</sub>	-	11.9	-	nc
Gate-Source Charge V <sub>DS</sub> =-10V, I <sub>D</sub> =-3A, V <sub>GS</sub> =-4.5V	Q <sub>gs</sub>	-	1.96	-	nc
Gate-Drain Charge V <sub>DS</sub> =-10V, I <sub>D</sub> =-3A, V <sub>GS</sub> =-4.5V	Q <sub>gd</sub>	-	3.49	-	nc
Drain-Source Diode Forward Voltage V <sub>GS</sub> =0V, I <sub>S</sub> =-1.25A	V <sub>SD</sub>	-	-0.795	-1.2	V


- Note: 1. Surface Mounted on FR4 Board t ≤ 10sec.  
 2. Pulse Test : PW ≤ 300us, Duty Cycle ≤ 2%.  
 3. Guaranteed by Design, not Subject to Production Testing.




**FIG.1. Output Characteristics**




**FIG.2 Transfer Characteristics**




**FIG.3 Capacitance**




**FIG.4 On-Resistance Variation with Temperature**




**FIG.5 Gate Threshold Variation with Temperature**




**FIG.6 Breakdown Voltage Variation with Temperature**




**IDS ,DRAIN-SOURCE CURRENT(A)**  
**FIG.7 Transconductance Variation with Drain Current**




**VSD ,BODY DIODE FORWARD VOLTAGE(V)**  
**FIG.8 Body Diode Forward Voltage Variation with Source Current**




**Qg ,TOTAL GATE CHARGE(nC)**  
**FIG.9 Gate Charge**



**VDS ,DRAIN-SOURCE VOLTAGE(V)**  
**FIG.10 Maximum Safe Operating Area**



**FIG.11 Switching Test Circuit**



**FIG.12 Switching Waveforms**





FIG.13 NORMALIZED THERMAL TRANSIENT IMPEDANCE CUREVE

**SOT-23 Package Outline Dimensions**

Unit:mm



Dim	Min	Max
A	0.35	0.51
B	1.19	1.40
C	2.10	3.00
D	0.85	1.05
E	0.46	1.00
G	1.70	2.10
H	2.70	3.10
J	0.01	0.13
K	0.89	1.10
L	0.30	0.61
M	0.076	0.25