

Surface Mount N-Channel Enhancement Mode MOSFET

 **Lead(Pb)-Free**

Features:

*Super high dense cell design for low RDS(ON)


$R_{DS(ON)} < 35m\Omega @ V_{GS} = 10V$

$R_{DS(ON)} < 62m\Omega @ V_{GS} = 4.5V$

*Simple Drive Requirement

*Dual N MOSFET Package

*SO-8 Package




DRAIN CURRENT

5 AMPERES

DRAIN SOURCE VOLTAGE

40 VOLTAGE



SO-8

Maximum Ratings (TA=25°C Unless Otherwise Specified)

Rating	Symbol	Value	Unit
Drain-Source Voltage	V _{DS}	40	V
Gate-Source Voltage	V _{GS}	±20	V
Continuous Drain Current ⁽¹⁾ (TA = 25°C) (TA = 70°C)	I _D	5 4.2	A
Pulsed Drain Current ⁽²⁾	I _{DM}	20	A
Drain-Source Diode Forward Current ⁽¹⁾	I _S	1.7	A
Power Dissipation ⁽¹⁾ (TA = 25°C) (TA = 70°C)	P _D	2 1.44	W
Maximax Junction-to-Ambient ⁽¹⁾	R _{θJA}	62.5	°C/W
Operating Junction and Storage Temperature Range	T _J , T _{stg}	-55 to 150	°C

Device Marking

WT6920AM=STM6920A

Electrical Characteristics (TA=25 °C Unless otherwise noted)

Characteristic	Symbol	Min	Typ	Max	Unit
Static (2)					
Drain-Source Breakdown Voltage V _{GS} =0V, I _D =250μA	V _{(BR)DSS}	40	-	-	V
Gate-Source Threshold Voltage V _{DS} =V _{GS} , I _D =250μA	V _{GS} (th)	1	1.8	3	V
Gate-Source Leakage Current V _{DS} =0V, V _{GS} =±20V	I _{GSS}	-	-	±100	nA
Zero Gate Voltage Drain Current V _{DS} =32V, V _{GS} =0V	I _{DSS}	-	-	1	uA
Drain-Source On-Resistance V _{GS} =10V, I _D =6A V _{GS} =4.5V, I _D =5A	r _{DS} (on)	- -	24 45	35 62	mΩ
On-State Drain Current V _{DS} =5V, V _{GS} =10V	I _{D(on)}	15	-	-	A
Forward Transconductance V _{DS} =5V, I _D =6A	g _{fs}	-	10	-	S

Dynamic(3)

Input Capacitance V _{DS} =25V, V _{GS} =0V, f=1MHZ	C _{iss}	-	759	-	PF
Output Capacitance V _{DS} =25V, V _{GS} =0V, f=1MHZ	C _{oss}	-	92	-	
Reverse Transfer Capacitance V _{DS} =25V, V _{GS} =0V, f=1MHZ	C _{rss}	-	70	-	

Switching (3)

Turn-On Delay Time V _{GS} =10V, V _{DD} =20V, I _D =1A, R _{GEN} =3.3Ω	t _{d(on)}	-	9.2	-	nS
Rise Time V _{GS} =10V, V _{DD} =20V, I _D =1A, R _{GEN} =3.3Ω	t _r	-	21	-	
Turn-Off Time V _{GS} =10V, V _{DD} =20V, I _D =1A, R _{GEN} =3.3Ω	t _{d(off)}	-	15.5	-	
Fall Time V _{GS} =10V, V _{DD} =20V, I _D =1A, R _{GEN} =3.3Ω	t _f	-	4.4	-	
Total Gate Charge V _{DS} =20V, I _D =6A, V _{GS} =10V V _{DS} =20V, I _D =6A, V _{GS} =4.5V	Q _g	- -	15.9 7.6	-	nc
Gate-Source Charge V _{DS} =20V, V _{GS} =10V, I _D =6A	Q _{gs}	-	2.2	-	
Gate-Drain Charge V _{DS} =20V, V _{GS} =10V, I _D =6A	Q _{gd}	-	4.8	-	
Drain-Source Diode Forward Voltage V _{GS} =0V, I _S =1.7A	V _{SD}	-	0.8	1.2	V

Note: 1. Surface Mounted on FR4 Board t≤10sec.

2. Pulse Test : PW≤300us, Duty Cycle≤2%.

3. Guaranteed by Design, not Subject to Production Testing.




Fig.1 Output Characteristics




Figure 3. Capacitance




Fig.2 Transfer Characteristics




Fig.4 On-Resistance Variation with Temperature




Fig.5 Gate Threshold Variation with Temperature






Fig.6 Breakdown Voltage Variation with Temperature



IDS, DRAIN-SOURCE CURRENT(A)

FIG.7 Transconductance Variation with Drain Current



V_{SD}, BODY DIODE FORWARD VOLTAGE(V)

FIG.8 Body Diode Forward Voltage Variation with Source Current




FIG.9 Gate Charge




FIG.10 Maximum Safe Operating Area




FIG.11 Switching Test Circuit




FIG.12 Switching Waveforms







FIG.13 NORMALIZED THERMAL TRANSIENT IMPEDANCE CUREVE

SO-8 Package Outline Dimensions

Unit:mm



SYMBOLS	MILLIMETERS	
	MIN	MAX
A	1.35	1.75
A1	0.10	0.20
B	0.35	0.45
C	0.18	0.23
D	4.69	4.98
E1	3.56	4.06
eB	5.70	6.30
e	1.27 BSC	
L	0.60	0.80
θ	0°	8°