



# 1GB – 2x64Mx64 DDR2 SDRAM UNBUFFERED

## FEATURES

- 200-pin, dual in-line memory module (SO-DIMM)
- Fast data transfer rates: PC2-6400\*, PC2-5300\*, PC2-4200 and PC2-3200
- Utilizes 800\*, 667\*, 533 and 400 Mb/s DDR2 SDRAM components
- $V_{CC} = 1.8V \pm 0.1V$
- $V_{CCSPD} = 1.7V$  to 3.6V
- JEDEC standard 1.8V I/O (SSTL\_18-compatible)
- Differential data strobe (DQS, DQS#) option
- Four-bit prefetch architecture
- DLL to align DQ and DQS transitions with CK
- Multiple internal device banks for concurrent operation
- Supports duplicate output strobe (RDQS/RDQS#)
- Programmable CAS# latency (CL): 3, 4, 5 and 6
- Adjustable data-output drive strength
- On-die termination (ODT)
- Posted CAS# latency: 0, 1, 2, 3 and 4
- Serial Presence Detect (SPD) with EEPROM
- 64ms: 8,192 cycle refresh
- Gold edge contacts
- Dual Rank
- RoHS compliant
- JEDEC Package option
  - 200 Pin (SO-DIMM)
  - PCB – 30.00mm (1.181") TYP.

## DESCRIPTION

The WV3HG264M64EEU is a 2x64Mx64 Double Data Rate DDR2 SDRAM high density SO-DIMM. This memory module consists of sixteen 64Mx8 bit with 4 banks DDR2 Synchronous DRAMs in FBGA packages, mounted on a 200-pin SO-DIMM FR4 substrate.

\* This product is under development, is not qualified or characterized and is subject to change or cancellation without notice.

NOTE: Consult factory for availability of:

- Vendor source control options
- Industrial temperature option

## OPERATING FREQUENCIES

|             | PC2-3200 | PC2-4200 | PC2-5300* | PC2-6400* |
|-------------|----------|----------|-----------|-----------|
| Clock Speed | 200MHz   | 266MHz   | 333MHz    | 400MHz    |
| CL-tRCD-tRP | 3-3-3    | 4-4-4    | 5-5-5     | 6-6-6     |

\* Consult factory for availability



### PIN CONFIGURATION



| PIN# | SYMBOL           | PIN# | SYMBOL          | PIN# | SYMBOL          | PIN# | SYMBOL             |
|------|------------------|------|-----------------|------|-----------------|------|--------------------|
| 1    | V <sub>REF</sub> | 51   | DQS2            | 101  | A1              | 151  | DQ42               |
| 2    | V <sub>SS</sub>  | 52   | DM2             | 102  | A0              | 152  | DQ46               |
| 3    | V <sub>SS</sub>  | 53   | V <sub>SS</sub> | 103  | V <sub>CC</sub> | 153  | DQ43               |
| 4    | DQ4              | 54   | V <sub>SS</sub> | 104  | V <sub>CC</sub> | 154  | DQ47               |
| 5    | DQ0              | 55   | DQ18            | 105  | A10/AP          | 155  | V <sub>SS</sub>    |
| 6    | DQ5              | 56   | DQ22            | 106  | BA1             | 156  | V <sub>SS</sub>    |
| 7    | DQ1              | 57   | DQ19            | 107  | BA0             | 157  | DQ48               |
| 8    | V <sub>SS</sub>  | 58   | DQ23            | 108  | RAS#            | 158  | DQ52               |
| 9    | V <sub>SS</sub>  | 59   | V <sub>SS</sub> | 109  | WE#             | 159  | DQ49               |
| 10   | DM0              | 60   | V <sub>SS</sub> | 110  | CS0#            | 160  | DQ53               |
| 11   | DQS0#            | 61   | DQ24            | 111  | V <sub>CC</sub> | 161  | V <sub>SS</sub>    |
| 12   | V <sub>SS</sub>  | 62   | DQ28            | 112  | V <sub>CC</sub> | 162  | V <sub>SS</sub>    |
| 13   | DQS0             | 63   | DQ25            | 113  | CAS#            | 163  | NC                 |
| 14   | DQ6              | 64   | DQ29            | 114  | ODT0            | 164  | CK1                |
| 15   | V <sub>SS</sub>  | 65   | V <sub>SS</sub> | 115  | CS1#            | 165  | V <sub>SS</sub>    |
| 16   | DQ7              | 66   | V <sub>SS</sub> | 116  | A13             | 166  | CK1#               |
| 17   | DQ2              | 67   | DM3             | 117  | V <sub>CC</sub> | 167  | DQS6#              |
| 18   | V <sub>SS</sub>  | 68   | DQS3#           | 118  | V <sub>CC</sub> | 168  | V <sub>SS</sub>    |
| 19   | DQ3              | 69   | NC              | 119  | ODT1            | 169  | DQS6               |
| 20   | DQ12             | 70   | DQS3            | 120  | NC              | 170  | DM6                |
| 21   | V <sub>SS</sub>  | 71   | V <sub>SS</sub> | 121  | V <sub>SS</sub> | 171  | V <sub>SS</sub>    |
| 22   | DQ13             | 72   | V <sub>SS</sub> | 122  | V <sub>SS</sub> | 172  | V <sub>SS</sub>    |
| 23   | DQ8              | 73   | DQ26            | 123  | DQ32            | 173  | DQ50               |
| 24   | V <sub>SS</sub>  | 74   | DQ30            | 124  | DQ36            | 174  | DQ54               |
| 25   | DQ9              | 75   | DQ27            | 125  | DQ33            | 175  | DQ51               |
| 26   | DM1              | 76   | DQ31            | 126  | DQ37            | 176  | DQ55               |
| 27   | V <sub>SS</sub>  | 77   | V <sub>SS</sub> | 127  | V <sub>SS</sub> | 177  | V <sub>SS</sub>    |
| 28   | V <sub>SS</sub>  | 78   | V <sub>SS</sub> | 128  | V <sub>SS</sub> | 178  | V <sub>SS</sub>    |
| 29   | DQS1#            | 79   | CKE0            | 129  | DQS4#           | 179  | DQ56               |
| 30   | CK0              | 80   | CKE1            | 130  | DM4             | 180  | DQ60               |
| 31   | DQS1             | 81   | V <sub>CC</sub> | 131  | DQS4            | 181  | DQ57               |
| 32   | CK0#             | 82   | V <sub>CC</sub> | 132  | V <sub>SS</sub> | 182  | DQ61               |
| 33   | V <sub>SS</sub>  | 83   | NC              | 133  | V <sub>SS</sub> | 183  | V <sub>SS</sub>    |
| 34   | V <sub>SS</sub>  | 84   | NC              | 134  | DQ38            | 184  | V <sub>SS</sub>    |
| 35   | DQ10             | 85   | NC              | 135  | DQ34            | 185  | DM7                |
| 36   | DQ14             | 86   | NC              | 136  | DQ39            | 186  | DQS7#              |
| 37   | DQ11             | 87   | V <sub>CC</sub> | 137  | DQ35            | 187  | V <sub>SS</sub>    |
| 38   | DQ15             | 88   | V <sub>CC</sub> | 138  | V <sub>SS</sub> | 188  | DQS7               |
| 39   | V <sub>SS</sub>  | 89   | A12             | 139  | V <sub>SS</sub> | 189  | DQ58               |
| 40   | V <sub>SS</sub>  | 90   | A11             | 140  | DQ44            | 190  | V <sub>SS</sub>    |
| 41   | V <sub>SS</sub>  | 91   | A9              | 141  | DQ40            | 191  | DQ59               |
| 42   | V <sub>SS</sub>  | 92   | A7              | 142  | DQ45            | 192  | DQ62               |
| 43   | DQ16             | 93   | A8              | 143  | DQ41            | 193  | V <sub>SS</sub>    |
| 44   | DQ20             | 94   | A6              | 144  | V <sub>SS</sub> | 194  | DQ63               |
| 45   | DQ17             | 95   | V <sub>CC</sub> | 145  | V <sub>SS</sub> | 195  | SDA                |
| 46   | DQ21             | 96   | V <sub>CC</sub> | 146  | DQS5#           | 196  | V <sub>SS</sub>    |
| 47   | V <sub>SS</sub>  | 97   | A5              | 147  | DM5             | 197  | SCL                |
| 48   | V <sub>SS</sub>  | 98   | A4              | 148  | DQS5            | 198  | SA0                |
| 49   | DQS2#            | 99   | A3              | 149  | V <sub>SS</sub> | 199  | V <sub>CCSPD</sub> |
| 50   | NC               | 100  | A2              | 150  | V <sub>SS</sub> | 200  | SA1                |

### PIN NAMES

| Pin Name           | Function                                 |
|--------------------|------------------------------------------|
| CK0,CK1            | Clock Inputs, positive line              |
| CK0#, CK1#         | Clock Inputs, negative line              |
| CKE0, CKE1         | Clock Enables                            |
| RAS#               | Row Address Strobe                       |
| CAS#               | Column Address Strobe                    |
| WE#                | Write Enable                             |
| CS0#, CS1#         | Chip Selects                             |
| A0-A9, A11-A13     | Address Inputs                           |
| A10/AP             | Address Input/Auto precharge             |
| BA0,BA1            | SDRAM Bank Address                       |
| ODT0,ODT1          | On-die termination control               |
| SCL                | Serial Presence Detect (SPD) Clock Input |
| SDA                | SPD Data Input/Output                    |
| SA1,SA0            | SPD address                              |
| DQ0-DQ63           | Data Input/Output                        |
| DM0-DM7            | Data Masks                               |
| DQS0-DQS7          | Data strobes                             |
| DQS0#-DQS7#        | Data strobes complement                  |
| V <sub>CC</sub>    | Core and I/O Power                       |
| V <sub>SS</sub>    | Ground                                   |
| V <sub>REF</sub>   | Input/Output Reference                   |
| V <sub>CCSPD</sub> | SPD Power                                |
| NC                 | Spare pins, No connect                   |



## FUNCTIONAL BLOCK DIAGRAM



\* Wire per Clock Loading  
Table/Wiring Diagrams

Notes :

1. All resistor values are 22 ohms  $\pm$  5% unless otherwise specified
2. BAx, Ax, RAS#, CAS#, WE# resistors : 3.0 Ohms  $\pm$  5%.



### DC OPERATING CONDITIONS

All voltages referenced to V<sub>SS</sub>

| Parameter               | Symbol           | Rating                 |                        |                        | Units | Notes |
|-------------------------|------------------|------------------------|------------------------|------------------------|-------|-------|
|                         |                  | Min.                   | Type                   | Max.                   |       |       |
| Supply Voltage          | V <sub>CC</sub>  | 1.7                    | 1.8                    | 1.9                    | V     |       |
| I/O Reference Voltage   | V <sub>REF</sub> | 0.49 x V <sub>CC</sub> | 0.50 x V <sub>CC</sub> | 0.51 x V <sub>CC</sub> | V     | 1     |
| I/O Termination Voltage | V <sub>TT</sub>  | V <sub>REF</sub> -0.04 | V <sub>REF</sub>       | V <sub>REF</sub> +0.04 | V     | 2     |

Notes:

- V<sub>REF</sub> is expected to equal V<sub>CC</sub>/2 of the transmitting device and to track variations in the DC level of the same. Peak-to-peak noise on V<sub>REF</sub> may not exceed +/-1-percent of the DC value. Peak-to-peak AC noise on V<sub>REF</sub> may not exceed +/-2 percent of V<sub>REF</sub>. This measurement is to be taken at the nearest V<sub>REF</sub> bypass capacitor.
- V<sub>TT</sub> is not applied directly to the device. V<sub>TT</sub> is a system supply for signal termination resistors, is expected to be set equal to V<sub>REF</sub> and must track variations in the DC level of V<sub>REF</sub>.

### ABSOLUTE MAXIMUM RATINGS

| Symbol                             | Parameter                                                                                                                                               |                                  | Min  | Max | Units |
|------------------------------------|---------------------------------------------------------------------------------------------------------------------------------------------------------|----------------------------------|------|-----|-------|
| V <sub>CC</sub>                    | Voltage on V <sub>CC</sub> pin relative to V <sub>SS</sub>                                                                                              |                                  | -0.5 | 2.3 | V     |
| V <sub>IN</sub> , V <sub>OUT</sub> | Voltage on any pin relative to V <sub>SS</sub>                                                                                                          |                                  | -0.5 | 2.3 | V     |
| T <sub>STG</sub>                   | Storage Temperature                                                                                                                                     |                                  | -55  | 100 | °C    |
| I <sub>L</sub>                     | Input leakage current; Any input 0V<V <sub>IN</sub> <V <sub>CC</sub> ; V <sub>REF</sub> input 0V<V <sub>IN</sub> <0.95V; Other pins not under test = 0V | Command/Address, RAS#, CAS#, WE# | -80  | 80  | μA    |
|                                    |                                                                                                                                                         | CS#, CKE                         | -40  | 40  | μA    |
|                                    |                                                                                                                                                         | CK, CK#                          | -40  | 40  | μA    |
|                                    |                                                                                                                                                         | DM                               | -10  | 10  | μA    |
| I <sub>OZ</sub>                    | Output leakage current; 0V<V <sub>IN</sub> <V <sub>CC</sub> ; DQs and ODT are disable                                                                   | DQ, DQS, DQS#                    | -10  | 10  | μA    |
| I <sub>VREF</sub>                  | V <sub>REF</sub> leakage current; V <sub>REF</sub> = Valid V <sub>REF</sub> level                                                                       |                                  | -32  | 32  | μA    |

### INPUT/OUTPUT CAPACITANCE

T<sub>A</sub> = 25°C, f = 100MHz

| Parameter                                            | Symbol                  | Min | Max | Units |
|------------------------------------------------------|-------------------------|-----|-----|-------|
| Input Capacitance (A0~A13, BA0~BA1, RAS#, CAS#, WE#) | C <sub>IN1</sub>        | 20  | 36  | pF    |
| Input Capacitance (CKE0, CKE1), (ODT0, ODT1)         | C <sub>IN2</sub>        | 12  | 20  | pF    |
| Input Capacitance (CS0#, CS1#)                       | C <sub>IN3</sub>        | 12  | 20  | pF    |
| Input Capacitance (CK0, CK0#, CK1, CK1#)             | C <sub>IN4</sub>        | 12  | 20  | pF    |
| Input Capacitance (DM0 ~ DM7), (DQS0 ~ DQS7)         | C <sub>IN5</sub> (667)  | 9   | 11  | pF    |
|                                                      | C <sub>IN5</sub> (534)  | 9   | 12  | pF    |
| Input Capacitance (DQ0 ~ DQ63)                       | C <sub>OUT1</sub> (667) | 9   | 11  | pF    |
|                                                      | C <sub>OUT1</sub> (534) | 9   | 12  | pF    |

**OPERATING TEMPERATURE CONDITION**

| Parameter             | Symbol | Rating    | Units | Notes |
|-----------------------|--------|-----------|-------|-------|
| Operating temperature | TOPER  | 0° to 85° | °C    | 1, 2  |

## Notes:

1. Operating temperature is the case surface temperature on the center/top side of the DRAM. For the measurement conditions, please refer to JEDED JESD51.2
2. At 0°C - 85°C, operation temperature range, all DRAM specification will be supported.

**INPUT DC LOGIC LEVEL**All voltages referenced to V<sub>SS</sub>

| Parameter                    | Symbol               | Min                      | Max                      | Units |
|------------------------------|----------------------|--------------------------|--------------------------|-------|
| Input High (Logic 1) Voltage | V <sub>IH</sub> (DC) | V <sub>REF</sub> + 0.125 | V <sub>CC</sub> + 0.300  | V     |
| Input Low (Logic 0) Voltage  | V <sub>IL</sub> (DC) | -0.300                   | V <sub>REF</sub> - 0.125 | V     |

**INPUT AC LOGIC LEVEL**All voltages referenced to V<sub>SS</sub>

| Parameter                                          | Symbol               | Min                      | Max                      | Units |
|----------------------------------------------------|----------------------|--------------------------|--------------------------|-------|
| Input High (Logic 1) Voltage DDR2-400 & DDR2-533   | V <sub>IH</sub> (DC) | V <sub>REF</sub> + 0.250 | -                        | V     |
| Input Low (Logic 1) Voltage DDR2-667               | V <sub>IH</sub> (DC) | V <sub>REF</sub> + 0.200 | -                        | V     |
| Input Low (Logic 0) Voltage DDR2-400 & DDR2-533    | V <sub>IL</sub> (DC) | -                        | V <sub>REF</sub> - 0.250 | V     |
| Input Low (Logic 0) Voltage DDR2-667, DDR2-800 TBD | V <sub>IL</sub> (DC) | -                        | V <sub>REF</sub> - 0.200 | V     |



## ICC SPECIFICATION

| Symbol               | Proposed Conditions                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           | 806 | 665  | 534  | 403  | Units |
|----------------------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|-----|------|------|------|-------|
| I <sub>CC0</sub> *   | Operating one bank active-precharge;<br>t <sub>CK</sub> = t <sub>CK</sub> (I <sub>CC</sub> ), t <sub>RC</sub> = t <sub>RC</sub> (I <sub>CC</sub> ), t <sub>RAS</sub> = t <sub>RAS</sub> min(I <sub>CC</sub> ); CE is HIGH, CS# is HIGH between valid commands; Address bus inputs are SWITCHING; Data bus inputs are SWITCHING                                                                                                                                                                                                                                                | TBD | 744  | 704  | 704  | mA    |
| I <sub>CC1</sub> *   | Operating one bank active-read-precharge;<br>I <sub>OUT</sub> = 0mA; BL = 4, CL = CL(I <sub>CC</sub> ), AL = 0; t <sub>CK</sub> = t <sub>CK</sub> (I <sub>CC</sub> ), t <sub>RC</sub> = t <sub>RC</sub> (I <sub>CC</sub> ), t <sub>RAS</sub> = t <sub>RAS</sub> min(I <sub>CC</sub> ); CE is HIGH, CS# is HIGH between valid commands; Address bus inputs are SWITCHING; Data pattern is same as I <sub>CC4W</sub>                                                                                                                                                            | TBD | 864  | 824  | 824  | mA    |
| I <sub>CC2P</sub> ** | Precharge power-down current;<br>All banks idle; t <sub>CK</sub> = t <sub>CK</sub> (I <sub>CC</sub> ); CE is LOW; Other control and address bus inputs are STABLE; Data bus inputs are FLOATING                                                                                                                                                                                                                                                                                                                                                                               | TBD | 128  | 128  | 128  | mA    |
| I <sub>CC2Q</sub> ** | Precharge quiet standby current;<br>All banks idle; t <sub>CK</sub> = t <sub>CK</sub> (I <sub>CC</sub> ); CE is HIGH, CS# is HIGH; Other control and address bus inputs are STABLE; Data bus inputs are FLOATING                                                                                                                                                                                                                                                                                                                                                              | TBD | 560  | 480  | 480  | mA    |
| I <sub>CC2N</sub> ** | Precharge standby current;<br>All banks idle; t <sub>CK</sub> = t <sub>CK</sub> (I <sub>CC</sub> ); CE is HIGH, CS# is HIGH; Other control and address bus inputs are STABLE; Data bus inputs are SWITCHING                                                                                                                                                                                                                                                                                                                                                                   | TBD | 640  | 560  | 560  | mA    |
| I <sub>CC3P</sub> ** | Active power-down current;<br>All banks open; t <sub>CK</sub> = t <sub>CK</sub> (I <sub>CC</sub> ); CE is LOW; Other control and address bus inputs are STABLE; Data bus inputs are FLOATING                                                                                                                                                                                                                                                                                                                                                                                  | TBD | 480  | 480  | 480  | mA    |
|                      |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               |     |      |      |      |       |
| I <sub>CC3N</sub> ** | Active standby current;<br>All banks open; t <sub>CK</sub> = t <sub>CK</sub> (I <sub>CC</sub> ), t <sub>RC</sub> = t <sub>RC</sub> (I <sub>CC</sub> ), t <sub>RAS</sub> = t <sub>RAS</sub> min(I <sub>CC</sub> ); CE is HIGH, CS# is HIGH between valid commands; Other control and address bus inputs are SWITCHING; Data bus inputs are SWITCHING                                                                                                                                                                                                                           | TBD | 880  | 800  | 800  | mA    |
| I <sub>CC4W</sub> *  | Operating burst write current;<br>All banks open, Continuous burst writes; BL = 4, CL = CL(I <sub>CC</sub> ), AL = 0; t <sub>CK</sub> = t <sub>CK</sub> (I <sub>CC</sub> ), t <sub>RAS</sub> = t <sub>RAS</sub> max(I <sub>CC</sub> ), t <sub>RP</sub> = t <sub>RP</sub> (I <sub>CC</sub> ); CE is HIGH, CS# is HIGH between valid commands; Address bus inputs are SWITCHING; Data bus inputs are SWITCHING                                                                                                                                                                  | TBD | 1184 | 1024 | 944  | mA    |
| I <sub>CC4R</sub> *  | Operating burst read current;<br>All banks open, Continuous burst reads, I <sub>OUT</sub> = 0mA; BL = 4, CL = CL(I <sub>CC</sub> ), AL = 0; t <sub>CK</sub> = t <sub>CK</sub> (I <sub>CC</sub> ), t <sub>RAS</sub> = t <sub>RAS</sub> max(I <sub>CC</sub> ), t <sub>RP</sub> = t <sub>RP</sub> (I <sub>CC</sub> ); CE is HIGH, CS# is HIGH between valid commands; Address bus inputs are SWITCHING; Data pattern is same as I <sub>CC4W</sub>                                                                                                                                | TBD | 1224 | 1064 | 944  | mA    |
| I <sub>CC5</sub> **  | Burst auto refresh current;<br>t <sub>CK</sub> = t <sub>CK</sub> (I <sub>CC</sub> ); Refresh command at every t <sub>REF</sub> (I <sub>CC</sub> ) interval; CE is HIGH, CS# is HIGH between valid commands; Other control and address bus inputs are SWITCHING; Data bus inputs are SWITCHING                                                                                                                                                                                                                                                                                 | TBD | 2400 | 2240 | 2240 | mA    |
| I <sub>CC6</sub> **  | Self refresh current;<br>CK and CK# at 0V; CE 0.2V; Other control and address bus inputs are FLOATING; Data bus inputs are FLOATING                                                                                                                                                                                                                                                                                                                                                                                                                                           | TBD | 128  | 128  | 128  | mA    |
| I <sub>CC7</sub> *   | Operating bank interleave read current;<br>All bank interleaving reads, I <sub>OUT</sub> = 0mA; BL = 4, CL = CL(I <sub>CC</sub> ), AL = t <sub>RC</sub> D(I <sub>CC</sub> )-1*t <sub>CK</sub> (I <sub>CC</sub> ); t <sub>CK</sub> = t <sub>CK</sub> (I <sub>CC</sub> ), t <sub>RC</sub> = t <sub>RC</sub> (I <sub>CC</sub> ), t <sub>RRD</sub> = t <sub>RRD</sub> (I <sub>CC</sub> ), t <sub>RCD</sub> = 1*t <sub>CK</sub> (I <sub>CC</sub> ); CE is HIGH, CS# is HIGH between valid commands; Address bus inputs are STABLE during DESELECTs; Data bus inputs are SWITCHING. | TBD | 1824 | 1824 | 1824 | mA    |

ICC specification is based on **SAMSUNG** components. Other DRAM manufactures specification may be different.

Note:

\* Value calculated as one module rank in this operating condition, and all other module ranks in ICC2P (CE LOW) mode.

\*\* Value calculated reflects all module ranks in this operating condition.



### AC TIMING PARAMETERS & SPECIFICATIONS

| AC CHARACTERISTICS |                                                            |        | 806                 |     |     | 665                                      |                     | 534                                      |                     | 403                                      |                     | UNIT            |
|--------------------|------------------------------------------------------------|--------|---------------------|-----|-----|------------------------------------------|---------------------|------------------------------------------|---------------------|------------------------------------------|---------------------|-----------------|
| PARAMETER          |                                                            |        | SYMBOL              | MIN | MAX | MIN                                      | MAX                 | MIN                                      | MAX                 | MIN                                      | MAX                 |                 |
| Clock              | Clock cycle time                                           | CL = 6 | t <sub>CK</sub> (6) | TBD | TBD |                                          |                     |                                          |                     |                                          |                     | ps              |
|                    |                                                            | CL = 5 | t <sub>CK</sub> (5) | TBD | TBD | 3,000                                    | 8,000               |                                          |                     |                                          |                     | ps              |
|                    |                                                            | CL = 4 | t <sub>CK</sub> (4) | TBD | TBD | 3,750                                    | 8,000               | 3,750                                    | 8,000               | 5,000                                    | 8,000               | ps              |
|                    |                                                            | CL = 3 | t <sub>CK</sub> (3) | TBD | TBD | 5,000                                    | 8,000               | 5,000                                    | 8,000               | 5,000                                    | 8,000               | ps              |
|                    | CK high-level width                                        |        | t <sub>CH</sub>     | TBD | TBD | 0.45                                     | 0.55                | 0.45                                     | 0.55                | 0.45                                     | 0.55                | t <sub>CK</sub> |
|                    | CK low-level width                                         |        | t <sub>CL</sub>     | TBD | TBD | 0.45                                     | 0.55                | 0.45                                     | 0.55                | 0.45                                     | 0.55                | t <sub>CK</sub> |
|                    | Half clock period                                          |        | t <sub>HP</sub>     | TBD | TBD | MIN (t <sub>CH</sub> , t <sub>CL</sub> ) |                     | MIN (t <sub>CH</sub> , t <sub>CL</sub> ) |                     | MIN (t <sub>CH</sub> , t <sub>CL</sub> ) |                     | ps              |
| Data               | Clock jitter                                               |        | t <sub>JIT</sub>    | TBD | TBD | -125                                     | 125                 | -125                                     | 125                 | -125                                     | 125                 | ps              |
|                    | DQ output access time from CK/CK#                          |        | t <sub>AC</sub>     | TBD | TBD | -450                                     | +450                | -500                                     | +500                | -600                                     | +600                | ps              |
|                    | Data-out high-impedance window from CK/CK#                 |        | t <sub>HZ</sub>     | TBD | TBD |                                          | t <sub>AC</sub> MAX |                                          | t <sub>AC</sub> MAX |                                          | t <sub>AC</sub> MAX | ps              |
|                    | Data-out low-impedance window from CK/CK#                  |        | t <sub>LZ</sub>     | TBD | TBD | t <sub>AC</sub> MIN                      | t <sub>AC</sub> MAX | t <sub>AC</sub> MIN                      | t <sub>AC</sub> MAX | t <sub>AC</sub> MIN                      | t <sub>AC</sub> MAX | ps              |
|                    | DQ and DM input setup time relative to DQS                 |        | t <sub>DS</sub>     | TBD | TBD | 100                                      |                     | 100                                      |                     | 150                                      |                     | ps              |
|                    | DQ and DM input hold time relative to DQS                  |        | t <sub>DH</sub>     | TBD | TBD | 225                                      |                     | 225                                      |                     | 275                                      |                     | ps              |
|                    | DQ and DM input pulse width (for each input)               |        | t <sub>OLPW</sub>   | TBD | TBD | 0.35                                     |                     | 0.35                                     |                     | 0.35                                     |                     | t <sub>CK</sub> |
|                    | Data hold skew factor                                      |        | t <sub>QHS</sub>    | TBD | TBD |                                          | 340                 |                                          | 400                 |                                          | 450                 | ps              |
|                    | DQ...DQS hold, DQS to first DQ to go nonvalid, per access  |        | t <sub>QH</sub>     | TBD | TBD | t <sub>HP</sub> - t <sub>QHS</sub>       |                     | t <sub>HP</sub> - t <sub>QHS</sub>       |                     | t <sub>HP</sub> - t <sub>QHS</sub>       |                     | ps              |
| Data Strobe        | Data valid output window (DVW)                             |        | t <sub>DVW</sub>    | TBD | TBD | t <sub>QH</sub> - t <sub>DQSQ</sub>      |                     | t <sub>QH</sub> - t <sub>DQSQ</sub>      |                     | t <sub>QH</sub> - t <sub>DQSQ</sub>      |                     | ns              |
|                    | DQS input high pulse width                                 |        | t <sub>DQSH</sub>   | TBD | TBD | 0.35                                     |                     | 0.35                                     |                     | 0.35                                     |                     | t <sub>CK</sub> |
|                    | DQS input low pulse width                                  |        | t <sub>DQSL</sub>   | TBD | TBD | 0.35                                     |                     | 0.35                                     |                     | 0.35                                     |                     | t <sub>CK</sub> |
|                    | DQS output access time from CK/CK#                         |        | t <sub>DQSCK</sub>  | TBD | TBD | -400                                     | +400                | -450                                     | +450                | -500                                     | +500                | ps              |
|                    | DQS falling edge to CK rising ... setup time               |        | t <sub>DSS</sub>    | TBD | TBD | 0.2                                      |                     | 0.2                                      |                     | 0.2                                      |                     | t <sub>CK</sub> |
|                    | DQS falling edge from CK rising ... hold time              |        | t <sub>DSH</sub>    | TBD | TBD | 0.2                                      |                     | 0.2                                      |                     | 0.2                                      |                     | t <sub>CK</sub> |
|                    | DQS...DQ skew, DQS to last DQ valid, per group, per access |        | t <sub>DQSQ</sub>   | TBD | TBD |                                          | 240                 |                                          | 300                 |                                          | 350                 | ps              |
|                    | DQS read preamble                                          |        | t <sub>RPRE</sub>   | TBD | TBD | 0.9                                      | 1.1                 | 0.9                                      | 1.1                 | 0.9                                      | 1.1                 | t <sub>CK</sub> |
|                    | DQS read postamble                                         |        | t <sub>RPST</sub>   | TBD | TBD | 0.4                                      | 0.6                 | 0.4                                      | 0.6                 | 0.4                                      | 0.6                 | t <sub>CK</sub> |
|                    | DQS write preamble setup time                              |        | t <sub>WPRES</sub>  | TBD | TBD | 0                                        |                     | 0                                        |                     | 0                                        |                     | ps              |
|                    | DQS write preamble                                         |        | t <sub>WPRE</sub>   | TBD | TBD | 0.35                                     |                     | 0.35                                     |                     | 0.35                                     |                     | t <sub>CK</sub> |
|                    | DQS write postamble                                        |        | t <sub>WPST</sub>   | TBD | TBD | 0.4                                      | 0.6                 | 0.4                                      | 0.6                 | 0.4                                      | 0.6                 | t <sub>CK</sub> |
|                    | Write command to first DQS latching transition             |        | t <sub>DQSS</sub>   | TBD | TBD | WL - 0.25                                | WL + 0.25           | WL - 0.25                                | WL + 0.25           | WL - 0.25                                | WL + 0.25           | t <sub>CK</sub> |
|                    | Address and control input pulse width for each input       |        | t <sub>IPW</sub>    | TBD | TBD | 0.6                                      |                     | 0.6                                      |                     | 0.6                                      |                     | t <sub>CK</sub> |
|                    | Address and control input setup time                       |        | t <sub>IS</sub>     | TBD | TBD | 200                                      |                     | 250                                      |                     | 350                                      |                     | ps              |
|                    | Address and control input hold time                        |        | t <sub>IH</sub>     | TBD | TBD | 275                                      |                     | 375                                      |                     | 475                                      |                     | ps              |
|                    | Address and control input hold time                        |        | t <sub>CCD</sub>    | TBD | TBD | 2                                        |                     | 2                                        |                     | 2                                        |                     | t <sub>CK</sub> |

AC specification is based on **SAMSUNG** components. Other DRAM manufactures specification may be different.

Continued on next page



## AC TIMING PARAMETERS (cont'd)

| AC CHARACTERISTICS  |                                                          |        | 800 |     | 665              |                              | 534              |                              | 403              |                              |      |
|---------------------|----------------------------------------------------------|--------|-----|-----|------------------|------------------------------|------------------|------------------------------|------------------|------------------------------|------|
| PARAMETER           |                                                          | SYMBOL | MIN | MAX | MIN              | MAX                          | MIN              | MAX                          | MIN              | MAX                          | UNIT |
| Command and Address | ACTIVE to ACTIVE (same bank) command                     | trc    | TBD | TBD | 55               |                              | 60               |                              | 65               |                              | ns   |
|                     | ACTIVE bank a to ACTIVE bank b command                   | trrd   | TBD | TBD | 7.5              |                              | 7.5              |                              | 7.5              |                              | ns   |
|                     | ACTIVE to READ or WRITE delay                            | trcd   | TBD | TBD | 15               |                              | 15               |                              | 15               |                              | ns   |
|                     | Four Bank Activate period                                | tFAW   | TBD | TBD | 37.5             | 37.5                         | 37.5             | 37.5                         | 37.5             | 37.5                         | ns   |
|                     | ACTIVE to PRECHARGE command                              | trAs   | TBD | TBD | 45               | 70,000                       | 45               | 70,000                       | 45               | 70,000                       | ns   |
|                     | Internal READ to precharge command delay                 | trTP   | TBD | TBD | 7.5              |                              | 7.5              |                              | 7.5              |                              | ns   |
|                     | Write recovery time                                      | tWR    | TBD | TBD | 15               |                              | 15               |                              | 15               |                              | ns   |
|                     | Auto precharge write recovery + precharge time           | tDAL   | TBD | TBD | tWR + trP        |                              | tWR + trP        |                              | tWR + trP        |                              | ns   |
|                     | Internal WRITE to READ command delay                     | tWTR   | TBD | TBD | 7.5              |                              | 7.5              |                              | 10               |                              | ns   |
|                     | PRECHARGE command period                                 | trP    | TBD | TBD | 15               |                              | 15               |                              | 15               |                              | ns   |
|                     | PRECHARGE ALL command period                             | trPA   | TBD | TBD | trP+tCK          |                              | trP+tCK          |                              | trP+tCK          |                              | ns   |
|                     | LOAD MODE command cycle time                             | tMRD   | TBD | TBD | 2                |                              | 2                |                              | 2                |                              | tCK  |
| Self Refresh        | CKE low to CK,CK# uncertainty                            | tDELAY | TBD | TBD | tIS + tCK + tIH  |                              | tIS + tCK + tIH  |                              | tIS + tCK + tIH  |                              | ns   |
|                     | REFRESH to Active of Refresh to Refresh command interval | trFC   | TBD | TBD | 127.5            | 70,000                       | 127.5            | 70,000                       | 127.5            | 70,000                       | ns   |
|                     | Average periodic refresh interval                        | trEF   | TBD | TBD |                  | 7.8                          |                  | 7.8                          |                  | 7.8                          | μs   |
|                     | Exit self refresh to non-READ command                    | tXSNR  | TBD | TBD | trFC (MIN) + 10  |                              | trFC (MIN) + 10  |                              | trFC (MIN) + 10  |                              | ns   |
|                     | Exit self refresh to READ command                        | tXSRD  | TBD | TBD | 200              |                              | 200              |                              | 200              |                              | tCK  |
| ODT                 | Exit self refresh timing reference                       | tISXR  | TBD | TBD | tIS              |                              | tIS              |                              | tIS              |                              | ps   |
|                     | ODT turn-on delay                                        | tAOND  | TBD | TBD | 2                | 2                            | 2                | 2                            | 2                | 2                            | tCK  |
|                     | ODT turn-on                                              | tAON   | TBD | TBD | tAC (MIN)        | tAC (MAX) + 1000             | tAC (MIN)        | tAC (MAX) + 1000             | tAC (MIN)        | tAC (MAX) + 1000             | ps   |
|                     | ODT turn-off delay                                       | tAOFD  | TBD | TBD | 2.5              | 2.5                          | 2.5              | 2.5                          | 2.5              | 2.5                          | tCK  |
|                     | ODT turn-off                                             | tAOF   | TBD | TBD | tAC (MIN)        | tAC (MAX) + 600              | tAC (MIN)        | tAC (MAX) + 600              | tAC (MIN)        | tAC (MAX) + 600              | ps   |
|                     | ODT turn-on (power-down mode)                            | tAONPD | TBD | TBD | tAC (MIN) + 2000 | 2 x tCK + tAC (MAX) + 1000   | tAC (MIN) + 2000 | 2 x tCK + tAC (MAX) + 1000   | tAC (MIN) + 2000 | 2 x tCK + tAC (MAX) + 1000   | ps   |
|                     | ODT turn-off (power-down mode)                           | tAOFPD | TBD | TBD | tAC (MIN) + 2000 | 2.5 x tCK + tAC (MAX) + 1000 | tAC (MIN) + 2000 | 2.5 x tCK + tAC (MAX) + 1000 | tAC (MIN) + 2000 | 2.5 x tCK + tAC (MAX) + 1000 | ps   |
|                     | ODT to power-down entry latency                          | tANPD  | TBD | TBD | 3                |                              | 3                |                              | 3                |                              | tCK  |
|                     | ODT power-down exit latency                              | tAXPD  | TBD | TBD | 8                |                              | 8                |                              | 8                |                              | tCK  |
|                     | Exit active power-down to READ command, MR[bit12=0]      | tXARD  | TBD | TBD | 2                |                              | 2                |                              | 2                |                              | tCK  |
| Power-Down          | Exit active power-down to READ command, MR[bit12=1]      | tXARDS | TBD | TBD | 7 - AL           |                              | 6 - AL           |                              | 6 - AL           |                              | tCK  |
|                     | A Exit precharge power-down to any non-READ command.     | tXP    | TBD | TBD | 2                |                              | 2                |                              | 2                |                              | tCK  |
|                     | CKE minimum high/low time                                | tCKE   | TBD | TBD | 3                |                              | 3                |                              | 3                |                              | tCK  |

AC specification is based on **SAMSUNG** components. Other DRAM manufactures specification may be different.





## ORDERING INFORMATION FOR D4


| Part Number            | Clock/Data Rate Speed | CAS Latency | t <sub>RCD</sub> | t <sub>RP</sub> | Height**             |
|------------------------|-----------------------|-------------|------------------|-----------------|----------------------|
| WV3HG264M64EEU806D4xG* | 400MHz/800Mb/s        | 6           | 6                | 6               | 30.00mm (1.181") TYP |
| WV3HG264M64EEU665D4xG* | 333MHz/667Mb/s        | 5           | 5                | 5               | 30.00mm (1.181") TYP |
| WV3HG264M64EEU534D4xG  | 266MHz/533Mb/s        | 4           | 4                | 4               | 30.00mm (1.181") TYP |
| WV3HG264M64EEU403D4xG  | 200MHz/400Mb/s        | 3           | 3                | 3               | 30.00mm (1.181") TYP |

\* Consult factory for availability

## NOTES:

- RoHS product. ("G" = RoHS Compliant)
- Vendor specific part numbers are used to provide memory component source control. The place holder for this is shown as a lower case "x" in the part numbers above and is to be replaced with respective vendors code. Consult factory for qualified sourcing options.  
(M = Micron, S = Samsung & consult factory for others)
- Consult factory for availability of industrial temperature (-40°C to 85°C) option


## PACKAGE DIMENSIONS FOR D4



\*\* ALL DIMENSIONS ARE IN MILLIMETERS AND (INCHES)



## PART NUMBERING GUIDE





## Document Title

1GB – 2x64Mx64 DDR2 SDRAM UNBUFFERED

## Revision History

| Rev # | History                                                                                                             | Release Date  | Status   |
|-------|---------------------------------------------------------------------------------------------------------------------|---------------|----------|
| Rev 0 | Created                                                                                                             | February 2005 | Advanced |
| Rev 1 | 1.1 Updated AC specifications                                                                                       | November 2005 | Advanced |
| Rev 2 | 2.1 Update Specifications <ul style="list-style-type: none"><li>• V<sub>CC</sub></li><li>• Maximum Rating</li></ul> | Febraury 2006 | Advanced |

[www.DataSheet4U.com](http://www.DataSheet4U.com)